JPS57105039A - Aligning circuit control system - Google Patents

Aligning circuit control system

Info

Publication number
JPS57105039A
JPS57105039A JP55182259A JP18225980A JPS57105039A JP S57105039 A JPS57105039 A JP S57105039A JP 55182259 A JP55182259 A JP 55182259A JP 18225980 A JP18225980 A JP 18225980A JP S57105039 A JPS57105039 A JP S57105039A
Authority
JP
Japan
Prior art keywords
aligning
bus
gate
transferred
data
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP55182259A
Other languages
Japanese (ja)
Other versions
JPS6128150B2 (en
Inventor
Shoji Nakatani
Hiroshi Tamura
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP55182259A priority Critical patent/JPS57105039A/en
Publication of JPS57105039A publication Critical patent/JPS57105039A/en
Publication of JPS6128150B2 publication Critical patent/JPS6128150B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/30007—Arrangements for executing specific machine instructions to perform operations on data operands
    • G06F9/30032—Movement instructions, e.g. MOVE, SHIFT, ROTATE, SHUFFLE

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Executing Machine-Instructions (AREA)
  • Complex Calculations (AREA)

Abstract

PURPOSE:To simplify a control and to increase a processing speed of a data, by providing a line address or a row address, and controlling the opening and closing of a bus. CONSTITUTION:On an aligning circuit 2', the respective buses are provided so that a data transferred to each aligning input register AIR-0-AIR-3 can be transferred to one of aligning output registers AOR-0-AOR-3. On each bus, a gate is provided, and the data is transferred by selection and control of this gate. Also, an aligning control part 3 generates a control signal to the gate provided on each bus of the circuit 2'.
JP55182259A 1980-12-23 1980-12-23 Aligning circuit control system Granted JPS57105039A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP55182259A JPS57105039A (en) 1980-12-23 1980-12-23 Aligning circuit control system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP55182259A JPS57105039A (en) 1980-12-23 1980-12-23 Aligning circuit control system

Publications (2)

Publication Number Publication Date
JPS57105039A true JPS57105039A (en) 1982-06-30
JPS6128150B2 JPS6128150B2 (en) 1986-06-28

Family

ID=16115118

Family Applications (1)

Application Number Title Priority Date Filing Date
JP55182259A Granted JPS57105039A (en) 1980-12-23 1980-12-23 Aligning circuit control system

Country Status (1)

Country Link
JP (1) JPS57105039A (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9053640B1 (en) 1993-12-02 2015-06-09 Adrea, LLC Interactive electronic book

Also Published As

Publication number Publication date
JPS6128150B2 (en) 1986-06-28

Similar Documents

Publication Publication Date Title
JPS57105039A (en) Aligning circuit control system
EP0138062A3 (en)
JPS57164338A (en) Selection circuit for priority
JPS57105019A (en) Data transfer controlling system
JPS5510262A (en) Data collection controller
JPS57114957A (en) Interface system between central processing device and main storage device
JPS57147730A (en) Bus control circuit
JPS57191753A (en) Register controlling system
JPS5643850A (en) Intermultiplexer communication control system
JPS55127750A (en) Transmission and receiving control circuit
JPS56155453A (en) Program execution controlling system
JPS57176471A (en) Information processing system
JPS56166530A (en) Bus controlling circuit for information processor
JPS5760422A (en) Data transfer controlling system
JPS57211645A (en) Microprogram address controlling circuit
JPS51144137A (en) Input/output data control unit
JPS57109024A (en) Interface controlling system
JPS57119523A (en) Programmable logic array
JPS56121124A (en) Bus control system
JPS57174724A (en) Error countermeasure controlling system for transfer data between computer devices
JPS57161940A (en) Central processing device
JPS57133597A (en) Information processing device
JPS54124938A (en) Memory access control system
JPS56107689A (en) Connection control system of automatic exchange
JPS5789174A (en) Data processing control system