JPS57100545A - Debug device - Google Patents

Debug device

Info

Publication number
JPS57100545A
JPS57100545A JP55177786A JP17778680A JPS57100545A JP S57100545 A JPS57100545 A JP S57100545A JP 55177786 A JP55177786 A JP 55177786A JP 17778680 A JP17778680 A JP 17778680A JP S57100545 A JPS57100545 A JP S57100545A
Authority
JP
Japan
Prior art keywords
address
conversion
information
supplied
relative
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP55177786A
Other languages
Japanese (ja)
Inventor
Yutaka Nishikado
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Mitsubishi Electric Corp
Original Assignee
Mitsubishi Electric Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mitsubishi Electric Corp filed Critical Mitsubishi Electric Corp
Priority to JP55177786A priority Critical patent/JPS57100545A/en
Publication of JPS57100545A publication Critical patent/JPS57100545A/en
Pending legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/36—Preventing errors by testing or debugging software
    • G06F11/362—Software debugging

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Debugging And Monitoring (AREA)

Abstract

PURPOSE:To carry out an automatic conversion or its adverse conversion between an absolute address and the relative address of each module, by adding an address arithmetic function to a debug device. CONSTITUTION:Each name of a program module, the discrimination for ROM or RAM plus a relative address of the ROM and RAM are supplied through an input part 12. This information is supplied to a control circuit part 18 through an input interface circuit 19. In this case, the supplied relative address is converted into an absolute address at the part 18 by means of an address arithmetic function of an address arithmetic circuit part 17. Both the information before conversion and the information after conversion are fed to a display output part 16 via an input interface circuit 14. At the same time, the information obtained after the simulation of a system 15 applying a computer is displayed at the part 16 in the forms of both the absolute and relative addresses.
JP55177786A 1980-12-15 1980-12-15 Debug device Pending JPS57100545A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP55177786A JPS57100545A (en) 1980-12-15 1980-12-15 Debug device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP55177786A JPS57100545A (en) 1980-12-15 1980-12-15 Debug device

Publications (1)

Publication Number Publication Date
JPS57100545A true JPS57100545A (en) 1982-06-22

Family

ID=16037073

Family Applications (1)

Application Number Title Priority Date Filing Date
JP55177786A Pending JPS57100545A (en) 1980-12-15 1980-12-15 Debug device

Country Status (1)

Country Link
JP (1) JPS57100545A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63311449A (en) * 1987-06-12 1988-12-20 Nec Corp Abort dump processing system
JPS63318643A (en) * 1987-06-22 1988-12-27 Yokogawa Hewlett Packard Ltd Address display system

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63311449A (en) * 1987-06-12 1988-12-20 Nec Corp Abort dump processing system
JPS63318643A (en) * 1987-06-22 1988-12-27 Yokogawa Hewlett Packard Ltd Address display system

Similar Documents

Publication Publication Date Title
JPS5717019A (en) Numerical controller
JPS57100545A (en) Debug device
JPS5750007A (en) Numeric controller
JPS5472909A (en) Recording method for program passing trace of electronic switchboard
JPS5293883A (en) Process control system
JPS54145447A (en) Input-output control system
JPS56135249A (en) Interruption control system
JPS53135481A (en) Semi-auotmatic wiring machine
JPS5334492A (en) Control system for display panel
JPS5420617A (en) Picture input system
JPS5762413A (en) Programable control system
JPS5374329A (en) Change-over system in trouble of electronic computer system
JPS53141875A (en) Observation method of process condition
JPS5416955A (en) Computer system for process control
JPS5349239A (en) Indication method of system operation content
JPS57176423A (en) Process simulating system
JPS5291340A (en) Data conversion control system in data processing apparatus
ES8400831A1 (en) Electronic alarm system. (Machine-translation by Google Translate, not legally binding)
JPS6421507A (en) Nc simulation device
JPS5443054A (en) Process quantity display control apparatus
JPS55146555A (en) Simulation test device
JPS57136256A (en) Information setting method
JPS5425642A (en) Input and output control system
JPS6446143A (en) Measurement system for software including rate with use of simulator
JPS57161976A (en) Data checking method for picture input device