JPS5630744A - Semiconductor device - Google Patents
Semiconductor deviceInfo
- Publication number
- JPS5630744A JPS5630744A JP10619179A JP10619179A JPS5630744A JP S5630744 A JPS5630744 A JP S5630744A JP 10619179 A JP10619179 A JP 10619179A JP 10619179 A JP10619179 A JP 10619179A JP S5630744 A JPS5630744 A JP S5630744A
- Authority
- JP
- Japan
- Prior art keywords
- layer
- wire
- polysilicon layer
- mask
- coated
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
Abstract
PURPOSE:To obtain a highly reliable multilayer wire with low resistance in a semiconductor device by forming a wire path (or interlayer connecting portion) coated with Mo or the like on the surface of a semiconductor group conductive layer on the main surface of a semiconductor substrate and surrounding it with an insulating layer so as to form the same planar surface as the Mo film. CONSTITUTION:A doped polysilicon layer 12 is formed on an Si substrate 11, an Mo mask 13 is coated thereon, and a pattern of a wiring path 14 is formed thereon. Then, O2 ions are implanted in a polysilicon layer 12 by utilizing the Mo mask 13 to convert it into an SiO2 layer 15. By considering the fact that the polysilicon layer 12 becomes in thickness double of the layer 12 at this time it is so defined that the exposed surface of the wiring path 14 may become in the same plane as the surface of the layer 15 after the insulation. Such a configuration can prevent resultantly the disconnection of the wire and improper insulation, and can also sufficiently reduce the resistance value of the wire.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP10619179A JPS5630744A (en) | 1979-08-21 | 1979-08-21 | Semiconductor device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP10619179A JPS5630744A (en) | 1979-08-21 | 1979-08-21 | Semiconductor device |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS5630744A true JPS5630744A (en) | 1981-03-27 |
Family
ID=14427293
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP10619179A Pending JPS5630744A (en) | 1979-08-21 | 1979-08-21 | Semiconductor device |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5630744A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS62222653A (en) * | 1985-11-18 | 1987-09-30 | Mitsubishi Electric Corp | Semiconductor device and manufacture thereof |
-
1979
- 1979-08-21 JP JP10619179A patent/JPS5630744A/en active Pending
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS62222653A (en) * | 1985-11-18 | 1987-09-30 | Mitsubishi Electric Corp | Semiconductor device and manufacture thereof |
JPH0584666B2 (en) * | 1985-11-18 | 1993-12-02 | Mitsubishi Electric Corp |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS57176746A (en) | Semiconductor integrated circuit and manufacture thereof | |
JPS5477081A (en) | Semiconductor device and production of the same | |
JPS5669844A (en) | Manufacture of semiconductor device | |
JPS5696850A (en) | Semiconductor device and manufacture thereof | |
JPS5740975A (en) | Manufacture for semiconductor device | |
JPS5630744A (en) | Semiconductor device | |
TW344117B (en) | Integrated circuit with interlevel dielectric | |
JPS5642366A (en) | Manufacture of semiconductor device | |
JPS5617039A (en) | Semiconductor device | |
JPS5750451A (en) | Semiconductor | |
JPS56110267A (en) | Semiconductor device | |
JPS5461490A (en) | Multi-layer wiring forming method in semiconductor device | |
JPS55110056A (en) | Semiconductor device | |
JPS57121254A (en) | Manufacture of semiconductor device | |
JPS57160156A (en) | Semiconductor device | |
JPS648644A (en) | Manufacture of semiconductor device | |
JPS6455853A (en) | Semiconductor device and manufacture thereof | |
JPS55166937A (en) | Manufacture of semiconductor device | |
JPS6454747A (en) | Semiconductor device | |
JPS55160455A (en) | Manufacture of insulated gate type field effect semiconductor device | |
JPS5766670A (en) | Manufacture of semiconductor integrated circuit device | |
JPS57111046A (en) | Multilayer wiring layer | |
JPS56155549A (en) | Manufacture of semiconductor device | |
JPS5562760A (en) | Semiconductor device | |
JPS5580333A (en) | Manufacture of mos semiconductor device |