JPS561697A - Mixing process circuit for digital signal - Google Patents
Mixing process circuit for digital signalInfo
- Publication number
- JPS561697A JPS561697A JP7660479A JP7660479A JPS561697A JP S561697 A JPS561697 A JP S561697A JP 7660479 A JP7660479 A JP 7660479A JP 7660479 A JP7660479 A JP 7660479A JP S561697 A JPS561697 A JP S561697A
- Authority
- JP
- Japan
- Prior art keywords
- output
- channel
- digital signal
- adder
- ram10
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04S—STEREOPHONIC SYSTEMS
- H04S3/00—Systems employing more than two channels, e.g. quadraphonic
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04S—STEREOPHONIC SYSTEMS
- H04S2400/00—Details of stereophonic systems covered by H04S but not provided for in its groups
- H04S2400/01—Multi-channel, i.e. more than two input channels, sound reproduction with two speakers wherein the multi-channel information is substantially preserved
Landscapes
- Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Acoustics & Sound (AREA)
- Signal Processing (AREA)
- Signal Processing For Digital Recording And Reproducing (AREA)
- Stereophonic System (AREA)
Abstract
PURPOSE:To prevent the shift of the sound image due to the level variation in a simple constitution, by delivering the compound signal of each digital signal of the multi-channel which received the mixing-down to the channel number smaller than the multi-channel number through the output register. CONSTITUTION:The signals of digital signal input terminals 91-9p of each channel are applied to RAM10 and then held at each address of RAM10 to be read out in sequence via the control signal from control circuit 11 and then supplied to multiplier 14. On the other hand, the control is given to ROM23 with the output of control circuit 12 and in synchronization with the output of circuit 11, and the digital signal of each channel from RAM10 is multiplied at multiplier 14 by the coefficient for level variation of each channel. Then the output of multiplier 14 is applied to adder 15, and the output of adder 15 is applied to adder 15 via register 16. And RAM17 using the output of adder 15 for the input is read by the control signal of circuit 11. Thus the shift of the sound image due to the level variation can be prevented in a simple constitution.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP7660479A JPS561697A (en) | 1979-06-18 | 1979-06-18 | Mixing process circuit for digital signal |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP7660479A JPS561697A (en) | 1979-06-18 | 1979-06-18 | Mixing process circuit for digital signal |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS561697A true JPS561697A (en) | 1981-01-09 |
JPS6138919B2 JPS6138919B2 (en) | 1986-09-01 |
Family
ID=13609926
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP7660479A Granted JPS561697A (en) | 1979-06-18 | 1979-06-18 | Mixing process circuit for digital signal |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS561697A (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH01220269A (en) * | 1988-02-29 | 1989-09-01 | Matsushita Electric Ind Co Ltd | Digital sound multiplex recorder |
US5790678A (en) * | 1994-10-17 | 1998-08-04 | Ati Technologies Incorporated | Digital audio processing in a modified bitBLT controller |
-
1979
- 1979-06-18 JP JP7660479A patent/JPS561697A/en active Granted
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH01220269A (en) * | 1988-02-29 | 1989-09-01 | Matsushita Electric Ind Co Ltd | Digital sound multiplex recorder |
US5790678A (en) * | 1994-10-17 | 1998-08-04 | Ati Technologies Incorporated | Digital audio processing in a modified bitBLT controller |
Also Published As
Publication number | Publication date |
---|---|
JPS6138919B2 (en) | 1986-09-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS5516520A (en) | Digital signal mixer | |
JPS561697A (en) | Mixing process circuit for digital signal | |
JPS572115A (en) | Digital filter device | |
JPS5472949A (en) | Multiplexer circuit | |
JPS5338218A (en) | Ghost eliminating equipment | |
JPS5568726A (en) | Oscillation preventing circuit for digital filter | |
JPS55163908A (en) | Digital tone control circuit | |
JPS5578616A (en) | Digital signal attenuator | |
JPS54149438A (en) | Sequence control circuit | |
JPS56106451A (en) | Multiplication/isolation circuit | |
JPS5377438A (en) | Digital filter | |
JPS5774811A (en) | Testing error signal generating device | |
JPS55107322A (en) | Circulation type digital filter | |
JPS5571314A (en) | Multiplex constitution system of digital filter | |
JPS56738A (en) | Digital filter circuit | |
JPS5685127A (en) | Digital signal processor | |
JPS5662424A (en) | Ad converter | |
JPS5420617A (en) | Picture input system | |
JPS5373047A (en) | Generation circuit for timing signal | |
JPS57109458A (en) | Thermal head | |
JPS56138366A (en) | Video signal switching device | |
JPS5213742A (en) | Division operation system in a digital processing unit | |
JPS5769985A (en) | Two dimension digital filter device | |
JPS55154663A (en) | Convolution operating system | |
JPS6433672A (en) | Cumulative multiplier |