JPS56143069A - Bus coupling system - Google Patents
Bus coupling systemInfo
- Publication number
- JPS56143069A JPS56143069A JP4666980A JP4666980A JPS56143069A JP S56143069 A JPS56143069 A JP S56143069A JP 4666980 A JP4666980 A JP 4666980A JP 4666980 A JP4666980 A JP 4666980A JP S56143069 A JPS56143069 A JP S56143069A
- Authority
- JP
- Japan
- Prior art keywords
- memory
- circuit
- data
- read
- required data
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
- G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
Abstract
PURPOSE:To reduce the number of access times to a main memory, by providing a bus coupler with an associative device consisting of a memory and circuits for discrimination, read-out and write-in in the multiprocessor system of multibus constitution. CONSTITUTION:A plurality of processors PCs 1 are coupled with the main memory 5 via the bus coupler 3 and bus 7. PC1 outputs the memory read-in instruction to the memory 5, and the device 3 receives it at the discrimination circuit 11 of the associative device 10. The circuit 11 judges whether the required data is stored in the memory 30 or not, and if the required data are present, the data are obtained from the memory 30 via the circuit 12. If no required data is present in the memory 30, the read-in of the required data is required from the memory 5 to the write-in circuit 13. The circuit 13 requests the data group of a plurality of consecutive addresses including requesting address to the memory 5 and the data obtained from the memory 5 is writtein in the memory 30 and returned to the circuit 11. Data received from circuits 12 and 13 are sent to PC1 from circuit 11.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP4666980A JPS56143069A (en) | 1980-04-09 | 1980-04-09 | Bus coupling system |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP4666980A JPS56143069A (en) | 1980-04-09 | 1980-04-09 | Bus coupling system |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS56143069A true JPS56143069A (en) | 1981-11-07 |
JPS6319903B2 JPS6319903B2 (en) | 1988-04-25 |
Family
ID=12753756
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP4666980A Granted JPS56143069A (en) | 1980-04-09 | 1980-04-09 | Bus coupling system |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS56143069A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS61170859A (en) * | 1985-01-25 | 1986-08-01 | Hitachi Ltd | Computer connecting system |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS55134459A (en) * | 1979-04-06 | 1980-10-20 | Hitachi Ltd | Data processing system |
-
1980
- 1980-04-09 JP JP4666980A patent/JPS56143069A/en active Granted
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS55134459A (en) * | 1979-04-06 | 1980-10-20 | Hitachi Ltd | Data processing system |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS61170859A (en) * | 1985-01-25 | 1986-08-01 | Hitachi Ltd | Computer connecting system |
JPH0416816B2 (en) * | 1985-01-25 | 1992-03-25 | Hitachi Ltd |
Also Published As
Publication number | Publication date |
---|---|
JPS6319903B2 (en) | 1988-04-25 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS57105879A (en) | Control system for storage device | |
EP0343567A3 (en) | Multi-processing system and cache apparatus for use in the same | |
JPS55134459A (en) | Data processing system | |
JPS56143069A (en) | Bus coupling system | |
JPS5654558A (en) | Write control system for main memory unit | |
JPS5642868A (en) | Access method for common memory in multiprocessor system | |
JPS559228A (en) | Memory request control system | |
JPS5725045A (en) | Data processing equipment | |
EP0187994A3 (en) | Topologically-distributed-memory multiprocessor computer and method of electronic computation using said computer | |
JPS6478361A (en) | Data processing system | |
JPS55108068A (en) | Memory control system | |
JPS56153437A (en) | Storage device of received data for coupling of electronic computer | |
JPS54140841A (en) | Memory control system of multiprocessor system | |
SE8001908L (en) | DATABEHANDLINGSANLEGGNING | |
JPS5750378A (en) | Control system of data processor | |
JPS5724088A (en) | Buffer memory control system | |
JPS54104247A (en) | Information processing system | |
JPS5372532A (en) | Access system for memory unit | |
JPS6451541A (en) | Memory access system | |
JPS56108159A (en) | Access control system | |
JPS559278A (en) | Constitution system of bus line for information processor | |
JPS57168318A (en) | Data transmitting device | |
JPS55118164A (en) | Memory bank control system | |
JPS56155465A (en) | Storage device distributed type multiprocessor system | |
JPS57111869A (en) | Address extending system |