JPS5573193A - Time switch control system - Google Patents

Time switch control system

Info

Publication number
JPS5573193A
JPS5573193A JP14625178A JP14625178A JPS5573193A JP S5573193 A JPS5573193 A JP S5573193A JP 14625178 A JP14625178 A JP 14625178A JP 14625178 A JP14625178 A JP 14625178A JP S5573193 A JPS5573193 A JP S5573193A
Authority
JP
Japan
Prior art keywords
memory
time
address signals
time switch
memory element
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP14625178A
Other languages
Japanese (ja)
Other versions
JPS58232B2 (en
Inventor
Tsuneo Katsuyama
Atsushi Hirai
Shuzo Owada
Takashi Matsumoto
Noboru Watanabe
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Hitachi Ltd
NEC Corp
Nippon Telegraph and Telephone Corp
Oki Electric Industry Co Ltd
Original Assignee
Fujitsu Ltd
Hitachi Ltd
NEC Corp
Nippon Telegraph and Telephone Corp
Oki Electric Industry Co Ltd
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd, Hitachi Ltd, NEC Corp, Nippon Telegraph and Telephone Corp, Oki Electric Industry Co Ltd, Nippon Electric Co Ltd filed Critical Fujitsu Ltd
Priority to JP53146251A priority Critical patent/JPS58232B2/en
Publication of JPS5573193A publication Critical patent/JPS5573193A/en
Publication of JPS58232B2 publication Critical patent/JPS58232B2/en
Expired legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04Q—SELECTING
    • H04Q11/00—Selecting arrangements for multiplex systems
    • H04Q11/04—Selecting arrangements for multiplex systems for time-division multiplexing

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Use Of Switch Circuits For Exchanges And Methods Of Control Of Multiplex Exchanges (AREA)

Abstract

PURPOSE:To realize an economical constitution and high-speed operation for reading the information by dividing the time switch memory of the time-division exchange into several blocks and then applying the address signals of the memory to the selection circuit and each memory element at one time. CONSTITUTION:The time switch memory of the time-division exchange is formed with several units of blocks, and part of the memory address signals is applied to selection circuit SEL. The rest address signals are applied simultaneously to memory elements M0-Mn, and the information read simultaneously out from elements M0-Mn are selected through circuit SEL and then delivered. As a result, the decoder to give the selective action to each memory element can be omitted, and at the same time the reading information of each memory element is delivered via circuit SEL not the wired OR. Thus the rounding of the waveform is reduced to decrease the dispersion of the output time, realizing a high-speed action.
JP53146251A 1978-11-27 1978-11-27 Time switch control method Expired JPS58232B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP53146251A JPS58232B2 (en) 1978-11-27 1978-11-27 Time switch control method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP53146251A JPS58232B2 (en) 1978-11-27 1978-11-27 Time switch control method

Publications (2)

Publication Number Publication Date
JPS5573193A true JPS5573193A (en) 1980-06-02
JPS58232B2 JPS58232B2 (en) 1983-01-05

Family

ID=15403505

Family Applications (1)

Application Number Title Priority Date Filing Date
JP53146251A Expired JPS58232B2 (en) 1978-11-27 1978-11-27 Time switch control method

Country Status (1)

Country Link
JP (1) JPS58232B2 (en)

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS513185A (en) * 1974-06-24 1976-01-12 Japan Radio Co Ltd RORANSHINGOTANSAKU HOSHIKI

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS513185A (en) * 1974-06-24 1976-01-12 Japan Radio Co Ltd RORANSHINGOTANSAKU HOSHIKI

Also Published As

Publication number Publication date
JPS58232B2 (en) 1983-01-05

Similar Documents

Publication Publication Date Title
JPS5325324A (en) Address selection system
JPS5220732A (en) Memory circuit
DE3070126D1 (en) Buffer memory control circuit
JPS5573193A (en) Time switch control system
JPS5334429A (en) Memory control system
JPS57113169A (en) Microcomputer
JPS53107240A (en) Control system of register memory
JPS563496A (en) Memory control circuit
JPS53116010A (en) Terminal control system
JPS5443433A (en) Memory element designation system
JPS5384631A (en) Address assigning system of memory unit
JPS5442944A (en) Refresh address control system for memory
JPS52146135A (en) Address selection control system
JPS5313849A (en) Output circuit
JPS53126823A (en) Writing system for refresh memory
JPS5587357A (en) Memory circuit device
JPS5421231A (en) Data input system
JPS54140407A (en) Time slot conversion system for time-division switch device
JPS539435A (en) Memory mounting system
JPS5387636A (en) Memory write unit
JPS53108358A (en) Generation system of optional wavefor
JPS5583527A (en) Working parameter control device for electro-working
JPS5374846A (en) Memory control circuit
JPS54121607A (en) Multi-frequency signal generating system
JPS5573192A (en) Initial setting system for time-division channel