JPS55102952A - Mutual synchronization system - Google Patents

Mutual synchronization system

Info

Publication number
JPS55102952A
JPS55102952A JP16498378A JP16498378A JPS55102952A JP S55102952 A JPS55102952 A JP S55102952A JP 16498378 A JP16498378 A JP 16498378A JP 16498378 A JP16498378 A JP 16498378A JP S55102952 A JPS55102952 A JP S55102952A
Authority
JP
Japan
Prior art keywords
units
stand
frame
unit
counters
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP16498378A
Other languages
Japanese (ja)
Inventor
Shinzo Tsurumaki
Takao Sakata
Kyoji Kameo
Takao Sagane
Tsunekichi Tazaki
Katsura Harada
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
KDDI Corp
Original Assignee
Fujitsu Ltd
Kokusai Denshin Denwa KK
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd, Kokusai Denshin Denwa KK filed Critical Fujitsu Ltd
Priority to JP16498378A priority Critical patent/JPS55102952A/en
Publication of JPS55102952A publication Critical patent/JPS55102952A/en
Pending legal-status Critical Current

Links

Abstract

PURPOSE: To prevent the occurrence of an error at the time of in-use/stand-by alternation by detecting one of doubled multiplexing units in in an in-use state and then by placing a stand-by multiplexing unit in a state where bit synchronization and frame synchronization are possible.
CONSTITUTION: Doubled multiplexing units 10 and 10' are provided with independent high-frequency oscillation source 11 and 11', signals of which are divided by bit counters 12 and 12' to generate reference bit clocks, and frame counters 13 and 13' further divide those clocks to generate frame pulses. Here, in-use/stand-by decision circuits 14 and 14' decide on whether corresponding units 10 and 10' should operate as in in-use or stand-by units, and signal processing circuits 15 and 15' are put into operation. When, unit 10 is in the in-use state, a frame pulse that unit 10 generates is sent to unit 10' to reset counters 12' and 13' and every time they are reset, reference pulses and frame pulses of units 10 and 10' are held in phase.
COPYRIGHT: (C)1980,JPO&Japio
JP16498378A 1978-12-28 1978-12-28 Mutual synchronization system Pending JPS55102952A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP16498378A JPS55102952A (en) 1978-12-28 1978-12-28 Mutual synchronization system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP16498378A JPS55102952A (en) 1978-12-28 1978-12-28 Mutual synchronization system

Publications (1)

Publication Number Publication Date
JPS55102952A true JPS55102952A (en) 1980-08-06

Family

ID=15803597

Family Applications (1)

Application Number Title Priority Date Filing Date
JP16498378A Pending JPS55102952A (en) 1978-12-28 1978-12-28 Mutual synchronization system

Country Status (1)

Country Link
JP (1) JPS55102952A (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS60204138A (en) * 1984-03-29 1985-10-15 Nec Corp Spare set switching system
JPS62289024A (en) * 1986-06-06 1987-12-15 Nec Corp Data communication equipment
US6256291B1 (en) 1967-04-27 2001-07-03 Fujitsu Limited Method of switching between redundant routes in communication system devoid of redundant transmission

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6256291B1 (en) 1967-04-27 2001-07-03 Fujitsu Limited Method of switching between redundant routes in communication system devoid of redundant transmission
JPS60204138A (en) * 1984-03-29 1985-10-15 Nec Corp Spare set switching system
JPH0431210B2 (en) * 1984-03-29 1992-05-25
JPS62289024A (en) * 1986-06-06 1987-12-15 Nec Corp Data communication equipment

Similar Documents

Publication Publication Date Title
JPS5677960A (en) Generating circuit of counter clock signal for tape counter
JPS5545151A (en) Detection circuit for vertical synchronizing signal
JPS5511625A (en) Multiplying device
JPS55102952A (en) Mutual synchronization system
JPS54162940A (en) Computer supervisory device
JPS5543422A (en) Electronic timer
JPS54124611A (en) Communication unit
JPS55159218A (en) Clock pulse generator
JPS537165A (en) Synchronism detecting circuit of phase control circuit
JPS546436A (en) Operation detector of electronic computer
JPS54108335A (en) Elevator controller
JPS531574A (en) Speed detecting system
JPS6427079A (en) Signal processing circuit
JPS5533256A (en) Error detection control system
JPS5385136A (en) Computer undefined instruction detector circuit
JPS57123748A (en) Clock supply system
JPS5374068A (en) Time control system
JPS5523677A (en) Selection circuit for delay time
JPS5436125A (en) Generator circuit for jitter-less pulse signal
JPS5616925A (en) Control system for clock switching
JPS5436124A (en) Synchronizing signal generator
JPS5452436A (en) Bit-phase synchronization system
JPS53135685A (en) Phase comparator
JPS57107642A (en) Counter reset system
JPS52124848A (en) Digital phase detection circuit