JPS5477033A - Memory unit - Google Patents
Memory unitInfo
- Publication number
- JPS5477033A JPS5477033A JP14393477A JP14393477A JPS5477033A JP S5477033 A JPS5477033 A JP S5477033A JP 14393477 A JP14393477 A JP 14393477A JP 14393477 A JP14393477 A JP 14393477A JP S5477033 A JPS5477033 A JP S5477033A
- Authority
- JP
- Japan
- Prior art keywords
- write
- control circuit
- signal
- read
- starting
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/22—Read-write [R-W] timing or clocking circuits; Read-write [R-W] control signal generators or management
Abstract
PURPOSE:To shorten a write time by starting a write operation right after a write signal arrives with no write-signal acceptance time by equipping a memory unit, used by various equipments in common, with a timing control circuit exclusively used for the write operation. CONSTITUTION:Once receiving starting signal 10, read-operation control circuit 5 generates timing used for both read operation and write operation. Receiving a write signal within the write-signal acceptance time, write-operation control circuit 6 inhibits immediately read-operation control circuit 5 from starting its read operation. Write information is fetched in formation control circuit 4 and then sent to memory part 3. Next, the timing needed for writing is sent to memory part 3 via driver circuit 2 and the write operation is finished within a fixed time by the write signal.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP14393477A JPS5477033A (en) | 1977-12-02 | 1977-12-02 | Memory unit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP14393477A JPS5477033A (en) | 1977-12-02 | 1977-12-02 | Memory unit |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPS5477033A true JPS5477033A (en) | 1979-06-20 |
Family
ID=15350463
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP14393477A Pending JPS5477033A (en) | 1977-12-02 | 1977-12-02 | Memory unit |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS5477033A (en) |
-
1977
- 1977-12-02 JP JP14393477A patent/JPS5477033A/en active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS5727477A (en) | Memory circuit | |
| JPS5250132A (en) | Information processing control unit | |
| EP0365023A3 (en) | Address control circuit for data memory employed in signal delay circuit | |
| JPS5358736A (en) | Input/output control system for mos dynamic random access memory | |
| JPS5477033A (en) | Memory unit | |
| JPS5365631A (en) | Data processor | |
| JPS5240111A (en) | Head control system | |
| JPS53107240A (en) | Control system of register memory | |
| JPS5354429A (en) | Memory device | |
| JPS5381018A (en) | Memory control system on disply unit | |
| JPS5387636A (en) | Memory write unit | |
| JPS54823A (en) | Display control system for ruled line pattern | |
| JPS54145444A (en) | Control system of buffer memory | |
| JPS562004A (en) | Input-output unit of automatic controller | |
| JPS5659316A (en) | Heater | |
| JPS5361236A (en) | Memory access control system | |
| JPS6425257A (en) | Memory controller | |
| JPS57103531A (en) | Memory controller | |
| JPS578999A (en) | Memory controller | |
| JPS56105400A (en) | Simultaneous execution method for icrom write in and test | |
| JPS5376644A (en) | Write circuit | |
| JPS53114623A (en) | Refresh time timing control system | |
| JPS53126823A (en) | Writing system for refresh memory | |
| JPS5587357A (en) | Memory circuit device | |
| JPS56152065A (en) | Microcomputer device |