JPS5475956A - Communication control unit - Google Patents

Communication control unit

Info

Publication number
JPS5475956A
JPS5475956A JP14342777A JP14342777A JPS5475956A JP S5475956 A JPS5475956 A JP S5475956A JP 14342777 A JP14342777 A JP 14342777A JP 14342777 A JP14342777 A JP 14342777A JP S5475956 A JPS5475956 A JP S5475956A
Authority
JP
Japan
Prior art keywords
line
control section
speed
buffer
bit length
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP14342777A
Other languages
Japanese (ja)
Inventor
Jun Takeda
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp, Nippon Electric Co Ltd filed Critical NEC Corp
Priority to JP14342777A priority Critical patent/JPS5475956A/en
Publication of JPS5475956A publication Critical patent/JPS5475956A/en
Pending legal-status Critical Current

Links

Abstract

PURPOSE: To obtain the processing speed in matching with the line speed from super high speed to ultra low speed, by constituting the communication control unit with the host interface control section, program control section, line control section and memory section.
CONSTITUTION: When command is inputted from CPU 101, control is transferred to the line control section LUG 203 via the host interface control section 201 are program control section 202. The LUC 203 stores the data buffer at the memory section MM 204 every allocation line from super high speed to ultra low speed. In picking up the data from the buffer with scanning in bit period, a given criterion is set to the bit length in the buffer, and when the data of a given bit length is held, since interruption is made from MM204 to LCU 203, the bit length reaches the criterion faster in the high speed line buffer than the low speed line, the number of interrpution is increased than the lower line, and the buffer storage time can be reduced. Accordingly, the processing speed in matching with the line speed can be obtained.
COPYRIGHT: (C)1979,JPO&Japio
JP14342777A 1977-11-29 1977-11-29 Communication control unit Pending JPS5475956A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP14342777A JPS5475956A (en) 1977-11-29 1977-11-29 Communication control unit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP14342777A JPS5475956A (en) 1977-11-29 1977-11-29 Communication control unit

Publications (1)

Publication Number Publication Date
JPS5475956A true JPS5475956A (en) 1979-06-18

Family

ID=15338466

Family Applications (1)

Application Number Title Priority Date Filing Date
JP14342777A Pending JPS5475956A (en) 1977-11-29 1977-11-29 Communication control unit

Country Status (1)

Country Link
JP (1) JPS5475956A (en)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS60120452A (en) * 1983-12-02 1985-06-27 Advantest Corp Data transmitting device
JPS63237645A (en) * 1987-03-25 1988-10-04 Nec Yamagata Ltd Communication controller
JPH01276257A (en) * 1988-04-27 1989-11-06 Yamatake Honeywell Co Ltd Communication control device
US6137795A (en) * 1997-03-19 2000-10-24 Fujitsu Limited Cell switching method and cell exchange system

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS60120452A (en) * 1983-12-02 1985-06-27 Advantest Corp Data transmitting device
JPS63237645A (en) * 1987-03-25 1988-10-04 Nec Yamagata Ltd Communication controller
JPH01276257A (en) * 1988-04-27 1989-11-06 Yamatake Honeywell Co Ltd Communication control device
US6137795A (en) * 1997-03-19 2000-10-24 Fujitsu Limited Cell switching method and cell exchange system

Similar Documents

Publication Publication Date Title
JPS5475956A (en) Communication control unit
JPS5386136A (en) Control circuit
JPS53134335A (en) Memory control system
JPS5398741A (en) High level recording and processing system
JPS5474632A (en) Data processor
JPS5242032A (en) Data processing unit
JPS5537003A (en) Facsimile transmitter having redundancy suppression function
JPS5534316A (en) Store buffer control system
JPS5483726A (en) Memory access processing system of data processing system
JPS5543685A (en) High-speed writing system
JPS54143033A (en) Buffer unit
JPS5442941A (en) Store buffer control system
JPS52110537A (en) Multiple data processing system
JPS55146530A (en) Data processing device
JPS52106642A (en) Data transfer unit
JPS54151331A (en) Data processor
JPS5523555A (en) Micro cash system having resident bit
JPS5498539A (en) Channel control system
JPS5533252A (en) Memory system
JPS5563423A (en) Data transfer system
JPS54155732A (en) Information processing system
JPS5629737A (en) Communication control device
JPS5593580A (en) Buffer memory control system
JPS5616981A (en) Data retrieval unit
JPS52101935A (en) Data transmission method