JPS5464944A - Buffer invalidating system for multi-cpu system - Google Patents
Buffer invalidating system for multi-cpu systemInfo
- Publication number
- JPS5464944A JPS5464944A JP13073677A JP13073677A JPS5464944A JP S5464944 A JPS5464944 A JP S5464944A JP 13073677 A JP13073677 A JP 13073677A JP 13073677 A JP13073677 A JP 13073677A JP S5464944 A JPS5464944 A JP S5464944A
- Authority
- JP
- Japan
- Prior art keywords
- cpu
- intra
- office
- invalidating
- bus
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Landscapes
- Multi Processors (AREA)
- Memory System Of A Hierarchy Structure (AREA)
Abstract
PURPOSE: To simplify the multi-CPU system by providing each CPU the function to inform the invalidating state to other CPU and furthermore distributing the address lines to be the invalidating object between CPU's.
CONSTITUTION: Common bus 12 which combines between CPU11-OW11-3 and each of these CPU's is provided, along with main storage unit 13 which is used in common by CPU11-0W11-3 connected together via bus 12. Thus, part or whole of buffer storages 14-0W14-3 which are incorporated into the above CPU's is invalidated. By the flag detection gates 15-0W15-3 provided to these CPU's, whether the flag byte showing the storage command is on bus 12 is detected. In case the flag byte exists, the address to be stored in unit 13 is memorized in intra-office address registers 16-0W16-3. And then whether the addresses corresponding to intra-office registers 14-0W14-3 exist or not is collated. When a coincidence is obtained in the above collation, the intra-office storage is invalidated.
COPYRIGHT: (C)1979,JPO&Japio
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP52130736A JPS6012670B2 (en) | 1977-11-02 | 1977-11-02 | Buffer invalidation method in multi-CPU system |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP52130736A JPS6012670B2 (en) | 1977-11-02 | 1977-11-02 | Buffer invalidation method in multi-CPU system |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5464944A true JPS5464944A (en) | 1979-05-25 |
JPS6012670B2 JPS6012670B2 (en) | 1985-04-02 |
Family
ID=15041389
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP52130736A Expired JPS6012670B2 (en) | 1977-11-02 | 1977-11-02 | Buffer invalidation method in multi-CPU system |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6012670B2 (en) |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5647982A (en) * | 1979-09-28 | 1981-04-30 | Hitachi Ltd | Cash memory control system |
JPS57172582A (en) * | 1981-04-15 | 1982-10-23 | Hitachi Ltd | Cash memory control method |
JPS5864690A (en) * | 1981-10-14 | 1983-04-18 | Hitachi Ltd | Control method for cash memory |
JPS6232553A (en) * | 1985-08-06 | 1987-02-12 | Nec Corp | Cache memory system |
JPS62288949A (en) * | 1986-06-09 | 1987-12-15 | Fujitsu Ltd | Serializing instruction control system |
-
1977
- 1977-11-02 JP JP52130736A patent/JPS6012670B2/en not_active Expired
Cited By (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5647982A (en) * | 1979-09-28 | 1981-04-30 | Hitachi Ltd | Cash memory control system |
JPS57172582A (en) * | 1981-04-15 | 1982-10-23 | Hitachi Ltd | Cash memory control method |
JPH0127455B2 (en) * | 1981-04-15 | 1989-05-29 | Hitachi Seisakusho Kk | |
JPS5864690A (en) * | 1981-10-14 | 1983-04-18 | Hitachi Ltd | Control method for cash memory |
JPS6232553A (en) * | 1985-08-06 | 1987-02-12 | Nec Corp | Cache memory system |
JPS62288949A (en) * | 1986-06-09 | 1987-12-15 | Fujitsu Ltd | Serializing instruction control system |
JPH06103476B2 (en) * | 1986-06-09 | 1994-12-14 | 富士通株式会社 | Serialize instruction controller |
Also Published As
Publication number | Publication date |
---|---|
JPS6012670B2 (en) | 1985-04-02 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
ES8405177A1 (en) | Address translation buffer control system. | |
JPS5464944A (en) | Buffer invalidating system for multi-cpu system | |
JPS6428756A (en) | Buffer control system | |
JPS5619577A (en) | Pickup and processing system of objective of renewal in virtual memory system | |
JPS559228A (en) | Memory request control system | |
JPS5621260A (en) | Access unit | |
JPS6470860A (en) | Processing system for checking resource access qualification | |
JPS5432233A (en) | File access control system for common use between systems | |
JPS526032A (en) | Main storage control unit | |
JPS6467652A (en) | Cache memory eliminating data discordance | |
JPS56163570A (en) | Multiple imaginary storage control system for multiple virtual computer system | |
JPS55113182A (en) | Virtual computer system with tlb | |
JPS5480050A (en) | Data processor | |
JPS55105884A (en) | Address conversion device | |
JPS5418635A (en) | Memory protection control system | |
JPS5448129A (en) | Information processor | |
JPS55146682A (en) | Data transfer system | |
JPS5577072A (en) | Buffer memory control system | |
JPS5644179A (en) | Processing system by hierarchical memory | |
JPS5692622A (en) | Processing control system for failure detection of bus | |
JPS5593580A (en) | Buffer memory control system | |
JPS55157064A (en) | Word memory system | |
JPS54134529A (en) | Information processing system | |
JPS55115156A (en) | Information processing system | |
JPS5561859A (en) | Program runaway detection system of digital computer |