JPS54159120A - Control system for general multiple address and synchronism - Google Patents

Control system for general multiple address and synchronism

Info

Publication number
JPS54159120A
JPS54159120A JP6776578A JP6776578A JPS54159120A JP S54159120 A JPS54159120 A JP S54159120A JP 6776578 A JP6776578 A JP 6776578A JP 6776578 A JP6776578 A JP 6776578A JP S54159120 A JPS54159120 A JP S54159120A
Authority
JP
Japan
Prior art keywords
line
setting
hold signal
transmitter
receivers
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP6776578A
Other languages
Japanese (ja)
Inventor
Toshiaki Toyama
Kenji Matsuo
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP6776578A priority Critical patent/JPS54159120A/en
Publication of JPS54159120A publication Critical patent/JPS54159120A/en
Pending legal-status Critical Current

Links

Landscapes

  • Facsimiles In General (AREA)
  • Facsimile Transmission Control (AREA)

Abstract

PURPOSE: To perform the effective excecution for general polling, by transmitting the hold signal to the line on which the transmitter is finished for setting, holding the receiver to be advanced to the next operation, and starting all the receivers generally after a given timing through the completion of the setting of the final line.
CONSTITUTION: The communication network NW connects the transmitter T with the receivers R0...R3, for example, and the control circuits NCUT and NCUR connect or disconnect them, and the oscillator OSC produces a given frequency at audio area as the hold signal. The transmitter T transmits the hold signal to the line on which setting is finished and holds the receiver so that it can not be advanced to the next operation, completes the setting of the final line, transmits the hold signal to the line, and starts the receivers R0...R3 generally from the predetermined operation after a given timing. Thus, general polling can efficiently be made.
COPYRIGHT: (C)1979,JPO&Japio
JP6776578A 1978-06-07 1978-06-07 Control system for general multiple address and synchronism Pending JPS54159120A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP6776578A JPS54159120A (en) 1978-06-07 1978-06-07 Control system for general multiple address and synchronism

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP6776578A JPS54159120A (en) 1978-06-07 1978-06-07 Control system for general multiple address and synchronism

Publications (1)

Publication Number Publication Date
JPS54159120A true JPS54159120A (en) 1979-12-15

Family

ID=13354347

Family Applications (1)

Application Number Title Priority Date Filing Date
JP6776578A Pending JPS54159120A (en) 1978-06-07 1978-06-07 Control system for general multiple address and synchronism

Country Status (1)

Country Link
JP (1) JPS54159120A (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS55166375A (en) * 1979-06-13 1980-12-25 Toshiba Corp Facsimile simultaneous transmission system
JPS56158570A (en) * 1980-05-12 1981-12-07 Nec Corp Facsimile dispatching broadcast communication system
JPH02248157A (en) * 1989-03-22 1990-10-03 Matsushita Graphic Commun Syst Inc Method and apparatus for facsimile multiple address communication

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS55166375A (en) * 1979-06-13 1980-12-25 Toshiba Corp Facsimile simultaneous transmission system
JPS56158570A (en) * 1980-05-12 1981-12-07 Nec Corp Facsimile dispatching broadcast communication system
JPS6226622B2 (en) * 1980-05-12 1987-06-10 Nippon Electric Co
JPH02248157A (en) * 1989-03-22 1990-10-03 Matsushita Graphic Commun Syst Inc Method and apparatus for facsimile multiple address communication

Similar Documents

Publication Publication Date Title
JPS54158810A (en) Time-division multidirectional multiplex communication system
JPS6471330A (en) Radio communication system with automatically selected transmission frequency
JPS5563166A (en) Continuous transmission system for picture information
JPS5332608A (en) Compensation system for angular frequency variation
JPS54159120A (en) Control system for general multiple address and synchronism
JPS5435612A (en) Facsimile transmitter-receiver
JPS56108103A (en) Data transmission system of digital control device
JPS5621444A (en) Radio data transmission and reception controlling system
JPS5478607A (en) Data transmission system
JPS5537013A (en) Facsimile device
JPS56128048A (en) Group polling control method
JPS57176434A (en) Absolute time synchronizing system for decentralized processing system
JPS53133316A (en) Urgent interruption communication system
JPS5243320A (en) Television receiver
JPS5388510A (en) Simultaneous call preventing system for radio communication
JPS5260518A (en) Television system for voice communication
JPS5637794A (en) Multidrop circuit control system for audio response unit
JPS566581A (en) Television synchronizing broadcast device
JPS553257A (en) Facsimile transmission control system
JPS59201553A (en) Digital communication method
JPS5431216A (en) Transmission/reception frequency control system for satellite communication
JPS57210743A (en) Tdma synchronizing system
JPS536504A (en) Distribution system for facsimile signal
JPS5245816A (en) Tv signal relay equipment
JPS54146514A (en) Radio communication system