JPS54128215A - Buffer memory unit - Google Patents

Buffer memory unit

Info

Publication number
JPS54128215A
JPS54128215A JP3633578A JP3633578A JPS54128215A JP S54128215 A JPS54128215 A JP S54128215A JP 3633578 A JP3633578 A JP 3633578A JP 3633578 A JP3633578 A JP 3633578A JP S54128215 A JPS54128215 A JP S54128215A
Authority
JP
Japan
Prior art keywords
circuit
buffer memory
delay time
special code
sent
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP3633578A
Other languages
Japanese (ja)
Other versions
JPS6216069B2 (en
Inventor
Masahiko Iijima
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp, Nippon Electric Co Ltd filed Critical NEC Corp
Priority to JP3633578A priority Critical patent/JPS54128215A/en
Priority to US05/970,051 priority patent/US4215369A/en
Priority to CA318,184A priority patent/CA1132243A/en
Publication of JPS54128215A publication Critical patent/JPS54128215A/en
Publication of JPS6216069B2 publication Critical patent/JPS6216069B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Synchronisation In Digital Transmission Systems (AREA)

Abstract

PURPOSE: To give control so that the propagation delay time of the information may be constant from the input of the transmission buffer memory unit to the output of the reception buffer memory unit even in case both the information generation and transmission speeds change mutually with the time lapse.
CONSTITUTION: Delay time measurement circuit 134 measures the time required from writing of the special code into buffer memory circuit 132 to its reading based on the start pluse sent from special code detector circuit 131 and the stop pulse sent from special code isolator circuit 133. And the result of the measurement is sent to buffer memory control circuit 135. Circuit 135 turns fixed the sum of the propagation delay time required for the special code which is sent from circuit 131 and measured at delay time measurement circuit 124 of transmission buffer unit 12 to pass through unit 12 and the delay time required for the special code to pass through reception buffer unit 13.
COPYRIGHT: (C)1979,JPO&Japio
JP3633578A 1977-12-20 1978-03-28 Buffer memory unit Granted JPS54128215A (en)

Priority Applications (3)

Application Number Priority Date Filing Date Title
JP3633578A JPS54128215A (en) 1978-03-28 1978-03-28 Buffer memory unit
US05/970,051 US4215369A (en) 1977-12-20 1978-12-15 Digital transmission system for television video signals
CA318,184A CA1132243A (en) 1977-12-20 1978-12-19 Digital transmission system for television video signals

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP3633578A JPS54128215A (en) 1978-03-28 1978-03-28 Buffer memory unit

Publications (2)

Publication Number Publication Date
JPS54128215A true JPS54128215A (en) 1979-10-04
JPS6216069B2 JPS6216069B2 (en) 1987-04-10

Family

ID=12466951

Family Applications (1)

Application Number Title Priority Date Filing Date
JP3633578A Granted JPS54128215A (en) 1977-12-20 1978-03-28 Buffer memory unit

Country Status (1)

Country Link
JP (1) JPS54128215A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH01315822A (en) * 1988-06-15 1989-12-20 Nec Corp Random access fifo memory

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0365032A (en) * 1989-08-02 1991-03-20 Central Res Inst Of Electric Power Ind Cogeneration system

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH01315822A (en) * 1988-06-15 1989-12-20 Nec Corp Random access fifo memory

Also Published As

Publication number Publication date
JPS6216069B2 (en) 1987-04-10

Similar Documents

Publication Publication Date Title
JPS54128215A (en) Buffer memory unit
JPS52119020A (en) Signal processing unit
JPS5440049A (en) Information process system
JPS5293361A (en) Automatic tester
JPS5428669A (en) Noise measuring circuit
JPS5717236A (en) Detector for synchronism
JPS5368138A (en) Interrupt priority determining circuit
JPS54946A (en) Operation speed test circuit for logic element or logic circuit
JPS5637573A (en) Integrated circuit with tracer memory
JPS53141448A (en) Logical operation circuit
JPS55140972A (en) Coordinate value checking circuit
JPS5313477A (en) Operating time measuring system for mechanism
JPS52141163A (en) Sample hold circuit
JPS5635065A (en) Measuring unit of threshold value
JPS52111785A (en) Flaw detector
JPS57152725A (en) Discriminating circuit for signal pulse width
JPS5547547A (en) Control device
JPS52135774A (en) Digital chronograph
JPS53116869A (en) Measuring system
JPS52149167A (en) Characteristic measuring apparatus
JPS548928A (en) Paper tape reader
JPS52113431A (en) Means for detecting engine operating state
JPS554683A (en) Test device for logic circuit
JPS5338001A (en) System for measuring operation performance
JPS53104283A (en) Input level detection circuit