JPS5371513A - Data receiver - Google Patents

Data receiver

Info

Publication number
JPS5371513A
JPS5371513A JP14726576A JP14726576A JPS5371513A JP S5371513 A JPS5371513 A JP S5371513A JP 14726576 A JP14726576 A JP 14726576A JP 14726576 A JP14726576 A JP 14726576A JP S5371513 A JPS5371513 A JP S5371513A
Authority
JP
Japan
Prior art keywords
synchronizing signal
data receiver
matching
missynchronizing
succession
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP14726576A
Other languages
Japanese (ja)
Other versions
JPS6227588B2 (en
Inventor
Yasuyuki Kojima
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP14726576A priority Critical patent/JPS5371513A/en
Publication of JPS5371513A publication Critical patent/JPS5371513A/en
Publication of JPS6227588B2 publication Critical patent/JPS6227588B2/ja
Granted legal-status Critical Current

Links

Abstract

PURPOSE: To perform a stable data reception, by adding the continuous input detecting means judging the synchronizing signal first as synchronous matching when the synchronizing signal is incoming in succession by a plural number of times, and by preventing the missynchronizing matching due to the effect of noise or unstable condition of the circuit at power supply application.
COPYRIGHT: (C)1978,JPO&Japio
JP14726576A 1976-12-08 1976-12-08 Data receiver Granted JPS5371513A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP14726576A JPS5371513A (en) 1976-12-08 1976-12-08 Data receiver

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP14726576A JPS5371513A (en) 1976-12-08 1976-12-08 Data receiver

Publications (2)

Publication Number Publication Date
JPS5371513A true JPS5371513A (en) 1978-06-26
JPS6227588B2 JPS6227588B2 (en) 1987-06-16

Family

ID=15426308

Family Applications (1)

Application Number Title Priority Date Filing Date
JP14726576A Granted JPS5371513A (en) 1976-12-08 1976-12-08 Data receiver

Country Status (1)

Country Link
JP (1) JPS5371513A (en)

Also Published As

Publication number Publication date
JPS6227588B2 (en) 1987-06-16

Similar Documents

Publication Publication Date Title
JPS5386108A (en) Impulse noise limiting circuit
JPS5399718A (en) Signal state detector circuit
JPS5424532A (en) Reception unit for still picture signal
JPS5373314A (en) Excessive excitation limitting device
JPS5350613A (en) Synchronous signal processing circuit
JPS537352A (en) Data collection system in digital telemeter system
JPS5371513A (en) Data receiver
JPS5318904A (en) Code receiving system
JPS51144152A (en) Power detector
JPS547828A (en) Balanced reception circuit
JPS537165A (en) Synchronism detecting circuit of phase control circuit
JPS5252394A (en) Transmission type smoke detector
JPS51143848A (en) Communication system on power line transmission
JPS5413718A (en) Digital repeating transfer system for tone signal
JPS51130134A (en) Asynchronous data reception control system
JPS5437624A (en) Phase calibration system of facsimile equipment
JPS5377412A (en) Noise eliminating circuit
JPS5380917A (en) Multi-keying prevention circuit
JPS5285454A (en) Key input circuit
JPS52125216A (en) Synchronous signal transmission system
JPS5421248A (en) Companding system of delta-modulation data
JPS5211735A (en) Signal transmission system
JPS53121414A (en) Synchronous control circuit of data transmission system
JPS52144952A (en) Digital signal time quantizing code detecting circuit
JPS5313338A (en) Digital delay circuit