Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Holdings Corp
Original Assignee
Matsushita Electric Industrial Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Electric Industrial Co LtdfiledCriticalMatsushita Electric Industrial Co Ltd
Priority to JP4954577ApriorityCriticalpatent/JPS53134354A/en
Publication of JPS53134354ApublicationCriticalpatent/JPS53134354A/en
PURPOSE: To obtain signals less in erroe even with much noise, by detecting the pulse width of the output waveform of DPLL, in a FSK demodulator using a digital phase locked loop circuit(DPLL).