JPH0658731A - Pattern inspecting apparatus - Google Patents

Pattern inspecting apparatus

Info

Publication number
JPH0658731A
JPH0658731A JP34504792A JP34504792A JPH0658731A JP H0658731 A JPH0658731 A JP H0658731A JP 34504792 A JP34504792 A JP 34504792A JP 34504792 A JP34504792 A JP 34504792A JP H0658731 A JPH0658731 A JP H0658731A
Authority
JP
Japan
Prior art keywords
pattern
wiring board
video signal
logic circuit
light
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
JP34504792A
Other languages
Japanese (ja)
Inventor
Tetsuo Hizuka
哲男 肥塚
Giichi Kakigi
義一 柿木
Moritoshi Ando
護俊 安藤
Yoshinori Sudo
嘉規 須藤
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP34504792A priority Critical patent/JPH0658731A/en
Publication of JPH0658731A publication Critical patent/JPH0658731A/en
Withdrawn legal-status Critical Current

Links

Landscapes

  • Length Measuring Devices By Optical Means (AREA)
  • Investigating Materials By The Use Of Optical Means Adapted For Particular Applications (AREA)
  • Preparing Plates And Mask In Photomechanical Process (AREA)
  • Testing Or Measuring Of Semiconductors Or The Like (AREA)

Abstract

PURPOSE:To make it possible to inspect efficiently a three-dimensional shape of a pattern of a wiring board as well as a plane shape thereof by applying lights of the three primary colors to the wiring board and by converting an optical image thereof into video signals by a color television camera. CONSTITUTION:Lights of the three primary colors, blue, green and red, are applied one the surface and the rear of a wiring board 10 by three irradiation lamps 31, 32 and 33 emitting the lights of the discrete colors respectively. A color television camera 34 picks up an image of the board 10 and converts the optical image of the surface thereof into video signals of the three primary colors of the lights, inputting the red video signal to a two-dimensional logic circuit 35 and the blue and green video signals to first and second three-dimensional logic circuits 36 and 37 respectively. The circuit 35 calculates the width of a pattern 12 from the red video signal and determines the quality of the pattern, i.e., whether a short-circuit fault 13, a disconnection fault 14 or the like exists or not, on the basis of the calculated width of the pattern. Based on shadow patterns formed by the lamps 31 and 32, the circuits 36 and 37 determine likewise the quality of the three-dimensional shape of the pattern 12, i.e., whether a projection fault 16 or the like exists or not, from the blue or green video signal.

Description

【発明の詳細な説明】Detailed Description of the Invention

【0001】[0001]

【産業上の利用分野】本発明は、透光性の配線基板のパ
ターンの形状を検査するパターン検査装置、特にパター
ンの平面形状はもとより立体形状をも能率良く検査でき
るパターン検査装置に関する。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a pattern inspection apparatus for inspecting a pattern shape of a transparent wiring board, and more particularly to a pattern inspection apparatus capable of efficiently inspecting not only a plane shape of a pattern but also a three-dimensional shape.

【0002】配線基板を製造する際に、図1(b) 及び図
2(b) に示すように、基材11の表面に被着したパターン
12、例えば、基材11の表面に被着した銅板をエッチング
してなるパターン (配線パターン) 12には、図1(b) 及
び図2(b) に示すように、パターン12間の短絡不良13、
パターン12の断線不良14、パターン12の膜厚が局部的に
落ち込んだ抉れ不良15a,15b 、パターン12が局部的に盛
り上がっている突起不良16、パターン12の幅が局部的に
太くなっている太り不良及びパターン12の幅が局部的に
細くなっている括れ不良等が発生することがある。
When manufacturing a wiring board, as shown in FIGS. 1 (b) and 2 (b), a pattern deposited on the surface of a base material 11
12, for example, a pattern (wiring pattern) 12 formed by etching a copper plate adhered to the surface of the base material 11 has a short circuit defect between the patterns 12 as shown in FIGS. 1 (b) and 2 (b). 13,
Poor disconnection 14 of pattern 12, scraping defect 15a, 15b in which film thickness of pattern 12 has dropped locally, protrusion defect 16 where pattern 12 is locally raised, width of pattern 12 is locally thick A thickening defect and a constriction defect in which the width of the pattern 12 is locally thin may occur.

【0003】そして、電子機器等の軽薄短小化に伴なっ
て、昨今の配線基板のパターンは微細かつ高密度なもの
となっているから、このパターンを目視等により検査
し、上述したようなパターン不良を能率良くかつ的確に
検出することは極めて困難な作業となっている。
Since the patterns of wiring boards of recent years have become finer and denser as electronic devices have become lighter, thinner and smaller, the patterns as described above are inspected visually. It is extremely difficult to detect defects efficiently and accurately.

【0004】したがって、このような背景から配線基板
のパターン検査を能率良く行なうことのできるパターン
検査装置が強く要望されている。
Therefore, from such a background, there is a strong demand for a pattern inspection apparatus capable of efficiently performing a pattern inspection of a wiring board.

【0005】[0005]

【従来の技術】次に、配線基板のパターンの平面形状の
良否及び立体形状の良否とを検査する従来のパターン検
査装置について図2を参照して説明する。
2. Description of the Related Art Next, a conventional pattern inspection apparatus for inspecting the quality of a wiring board pattern in plan view and the quality of a three-dimensional shape will be described with reference to FIG.

【0006】図2は、従来のパターン検査装置を説明す
るための図であって、同図(a) はパターン検査装置の構
成を模式的に示す要部側面図、同図(b) は配線基板の表
面を模式的に示す部分平面図である。
2A and 2B are views for explaining a conventional pattern inspection apparatus. FIG. 2A is a side view of a main part schematically showing the structure of the pattern inspection apparatus, and FIG. 2B is a wiring diagram. It is a partial top view which shows the surface of a board | substrate typically.

【0007】従来のパターン検査装置は、同図(a) に示
すように、複数の照射手段、例えば第1〜第3のハロゲ
ンランプ21、22、,23 と、撮像手段、例えばテレビジョ
ンカメラ24と、二次元論理回路25と、三次元論理回路、
例えば第1及び第2の三次元論理回路26、27とを含んで
構成したものである。
As shown in FIG. 1A, the conventional pattern inspection apparatus has a plurality of irradiation means, for example, the first to third halogen lamps 21, 22, and 23, and an image pickup means, for example, a television camera 24. , Two-dimensional logic circuit 25, three-dimensional logic circuit,
For example, it is configured to include first and second three-dimensional logic circuits 26 and 27.

【0008】第3のハロゲンランプ23は、表面を水平に
されるとともに上に向けられた配線基板10の真下に配設
されてその裏面に光を垂直に照射するように、第1のハ
ロゲンランプ21は配線基板10の右斜上方に配設されてそ
の表面に光を右上から照射するように、第2のハロゲン
ランプ22は配線基板10の左斜上方に配設されてその表面
に光を左上方から照射するようにそれぞれ配設されてい
る。
The third halogen lamp 23 is disposed right below the wiring board 10 whose surface is horizontal and which is directed upward, so that the back surface of the third halogen lamp 23 is vertically irradiated with light. The second halogen lamp 22 is arranged above the wiring board 10 so as to irradiate the surface thereof with light from the upper right, and the second halogen lamp 22 is arranged above the wiring board 10 so as to emit light to the surface thereof. They are arranged so that they are irradiated from the upper left.

【0009】またテレビジョンカメラ24は、配線基板10
の表面をその真正面から撮影し、その映像信号を二次元
論理回路25及び第1及び第2の三次元論理回路26、27と
に入力する。
The television camera 24 also includes a wiring board 10
The image of the surface of the device is photographed directly in front of it, and the video signal is input to the two-dimensional logic circuit 25 and the first and second three-dimensional logic circuits 26 and 27.

【0010】この従来のパターン検査装置により配線基
板10のパターン12の形状的な良否を検査するパターン検
査を行なう方法を述べることで、このパターン検査装置
についてより詳しく説明する。なお、前述したよう配線
基板10の基材11は透光性を有するものである。
This pattern inspection apparatus will be described in more detail by describing a method of performing a pattern inspection for inspecting the shape of the pattern 12 of the wiring board 10 by this conventional pattern inspection apparatus. The base material 11 of the wiring board 10 has a light-transmitting property as described above.

【0011】配線基板10の表面に形成されたパターン12
の前述したようなパターン不良を検出するには、まず、
第3のハロゲンランプ23だけを点灯 (第1及び第2のハ
ロゲンランプ21、22は消灯) して配線基板10の表面をテ
レビジョンカメラ24により撮影し、図3(a) に示すよう
な撮像の映像信号を二次元論理回路25に入力する。
A pattern 12 formed on the surface of the wiring board 10.
To detect the pattern defect as described above, first,
Only the third halogen lamp 23 is turned on (the first and second halogen lamps 21 and 22 are turned off), the surface of the wiring board 10 is photographed by the television camera 24, and an image as shown in FIG. 3 (a) is taken. The video signal of is input to the two-dimensional logic circuit 25.

【0012】二次元論理回路25は、この映像信号に基づ
いて図3(a) に示すようにパターン12のパターン幅W
(y) を予め定めた一定間隔Δy(パターンの長さ方向=y
方向)毎で算出し、 Wmin <W(y) <Wmax であれば、平面形状からみたパターン12は良品と判断
し、 W(y) <Wmin 若しくはW(y) >Wmax であれば、平面形状からみたパターンは不良品と判断す
る。
Based on this video signal, the two-dimensional logic circuit 25 outputs the pattern width W of the pattern 12 as shown in FIG. 3 (a).
(y) is a predetermined constant interval Δy (pattern length direction = y
Direction), and if Wmin <W (y) <Wmax, the pattern 12 viewed from the planar shape is judged to be good, and if W (y) <Wmin or W (y)> Wmax, the planar shape is determined. The pattern seen is judged to be defective.

【0013】ここで、Wmin はパターンの許容し得る最
小のパターン幅、Wmax はパターンの許容し得る最大の
パターン幅であり、そしてWmin とWmax の値は予め二
次元論理回路25に格納してある。
Here, Wmin is the minimum allowable pattern width of the pattern, Wmax is the maximum allowable pattern width of the pattern, and the values of Wmin and Wmax are stored in advance in the two-dimensional logic circuit 25. .

【0014】なお、W(y) <Wmin は、パターン12の断
線不良14や括れ不良18等に対応し、W(y) >Wmax はパ
ターン12間の短絡不良13や太り不良17に対応する (図1
(b)及び図2(b) 参照) 。
Note that W (y) <Wmin corresponds to a disconnection defect 14 and a constriction defect 18 of the pattern 12, and W (y)> Wmax corresponds to a short circuit defect 13 and a thick defect 17 between the patterns 12 ( Figure 1
See (b) and Figure 2 (b)).

【0015】次に、第1のハロゲンランプ21だけを (第
2及び第3のハロゲンランプ22、23は消灯) 点灯して配
線基板10の表面をテレビジョンカメラ24により撮影し、
図3(b) で示すような撮像の映像信号を第1の三次元論
理回路26に入力する。
Next, only the first halogen lamp 21 is turned on (the second and third halogen lamps 22 and 23 are turned off) and the surface of the wiring board 10 is photographed by the television camera 24.
A video signal for imaging as shown in FIG. 3B is input to the first three-dimensional logic circuit 26.

【0016】第1の三次元論理回路26は、この映像信号
に基づいて図3(b) に示すように第1のハロゲンランプ
21の照射によりパターン12が配線基板10の表面に作り出
す影パターン12a の幅Wa(y)を上述した要領に従って算
出し、 Wamin<Wa(y)<Wamax であれば、パターン12の片側の立体形状、すなわち、第
2のハロゲンランプ22側の立体形状は良品と判断し、 Wa(y)<Wamin若しくはWa(y)>Wamax であれば、第2のハロゲンランプ22側のパターン12の立
体形状は不良と判断する。
The first three-dimensional logic circuit 26, based on this video signal, outputs the first halogen lamp as shown in FIG. 3 (b).
The width Wa (y) of the shadow pattern 12a produced on the surface of the wiring board 10 by the irradiation of 21 is calculated according to the above-mentioned procedure. If Wamin <Wa (y) <Wamax, the three-dimensional shape of one side of the pattern 12 is calculated. That is, it is determined that the three-dimensional shape of the second halogen lamp 22 side is a good product, and if Wa (y) <Wamin or Wa (y)> Wamax, the three-dimensional shape of the pattern 12 on the second halogen lamp 22 side is Judge as defective.

【0017】ここで、Waminは影パターン12a の許容し
得る最小幅、Wamaxは影パターン12a の許容し得る最大
幅であり、そしてWaminとWamaxの値は予め第1の三次
元論理回路26に格納してある。
Here, Wamin is the minimum allowable width of the shadow pattern 12a, Wamax is the maximum allowable width of the shadow pattern 12a, and the values of Wamin and Wamax are stored in advance in the first three-dimensional logic circuit 26. I am doing it.

【0018】なお、Wa(y)<Waminはパターン12の第1
の抉れ不良15a に対応し、Wa(y)>Wamaxはパターン12
の突起不良16に対応する。さらに、第2のハロゲンラン
プ22だけを (第1及び第3のハロゲンランプ21、23は消
灯) 点灯して配線基板10の表面をテレビジョンカメラ24
により撮影し、図3(c) で示すような撮像の映像信号を
第2の三次元論理回路27に入力する。
Note that Wa (y) <Wamin is the first in the pattern 12
Corresponding to the poor picking of 15a, Wa (y)> Wamax is pattern 12
Corresponding to the defective protrusion 16 of. Further, only the second halogen lamp 22 is turned on (the first and third halogen lamps 21 and 23 are turned off) and the surface of the wiring board 10 is covered with the television camera 24.
Then, the image signal of the image pickup as shown in FIG. 3C is input to the second three-dimensional logic circuit 27.

【0019】第2の三次元論理回路27は、この映像信号
に基づいて図3(c) に示すように第2のハロゲンランプ
22の照射によりパターン12が配線基板10の表面に作り出
す影パターン12b の幅Wb(y)を上述した要領に従って算
出し、 Wbmin<Wb(y)<Wbmax であれば、パターン12の片側の立体形状、すなわち、第
1のハロゲンランプ21側の立体形状は良品と判断し、 Wb(y)<Wbmin若しくはWb(y)>Wbmax であれば、第1のハロゲンランプ21側のパターン12の立
体形状は不良と判断する。
Based on this video signal, the second three-dimensional logic circuit 27 uses the second halogen lamp as shown in FIG. 3 (c).
The width Wb (y) of the shadow pattern 12b created by the irradiation of 22 on the surface of the wiring board 10 by the irradiation of 22 is calculated according to the procedure described above. If Wbmin <Wb (y) <Wbmax, the three-dimensional shape of one side of the pattern 12 is calculated. That is, it is judged that the three-dimensional shape of the first halogen lamp 21 side is a good product, and if Wb (y) <Wbmin or Wb (y)> Wbmax, the three-dimensional shape of the pattern 12 on the first halogen lamp 21 side is Judge as defective.

【0020】ここで、Wbminは影パターン12b の許容し
得る最小幅、Wbmaxは影パターン12b の許容し得る最大
幅であり、そしてWbminとWbmaxの値は予め第2の三次
元論理回路27に格納してある。
Here, Wbmin is the minimum allowable width of the shadow pattern 12b, Wbmax is the maximum allowable width of the shadow pattern 12b, and the values of Wbmin and Wbmax are stored in advance in the second three-dimensional logic circuit 27. I am doing it.

【0021】なお、Wb(y)<Wbminはパターン12の第2
の抉れ不良15b に対応し、Wb(y)>Wbmaxはパターン11
の突起不良16に対応する。したがって、上述したように
第1〜第3のハロゲンランプ21、22、23の点灯と消灯と
を順次行なって配線基板10の表面をテレビジョンカメラ
24により撮影し、その映像信号を二次元論理回路25及び
第1及び第2の三次元論理回路26、27に入力すれば、従
来のパターン検査装置においても配線基板10のパターン
12の平面形状の良否はもとより、その立体形状の良否を
も判定できる。
Note that Wb (y) <Wbmin is the second pattern 12
Corresponding to the poor picking of 15b, Wb (y)> Wbmax is pattern 11
Corresponding to the defective protrusion 16 of. Therefore, as described above, the first to third halogen lamps 21, 22, and 23 are sequentially turned on and off so that the surface of the wiring board 10 is covered by the television camera.
If the image signal is photographed by 24 and the image signal is input to the two-dimensional logic circuit 25 and the first and second three-dimensional logic circuits 26 and 27, the pattern of the wiring board 10 can be used even in the conventional pattern inspection apparatus.
Not only the quality of the twelve planar shapes but also the quality of the three-dimensional shape can be determined.

【0022】[0022]

【発明が解決しようとする課題】ところで、従来のパタ
ーン検査装置においては、前述したように第1〜第3の
ハロゲンランプ21、22、23の点灯と消灯とを順次行なっ
ていた。
By the way, in the conventional pattern inspection apparatus, as described above, the first to third halogen lamps 21, 22 and 23 are sequentially turned on and off.

【0023】したがって、従来のパターン検査装置にお
いては第1〜第3のハロゲンランプ21、22、23の点灯・
消灯作業が煩雑であるとともに、点灯・消灯を頻繁に繰
り返すことによりハロゲンランプ21、22、23の寿命が短
くなる問題があった。
Therefore, in the conventional pattern inspection apparatus, the first to third halogen lamps 21, 22, 23 are turned on / off.
There is a problem that the turning-off work is complicated and the life of the halogen lamps 21, 22, 23 is shortened by frequently repeating turning on and off.

【0024】本発明は、このような問題を解消するため
になされたものであって、その目的は配線基板のパター
ンの平面形状はもとより立体形状をも能率良く検査でき
るパターン検査装置の提供にある。
The present invention has been made to solve such a problem, and its object is to provide a pattern inspection apparatus capable of efficiently inspecting not only the planar shape of the pattern of the wiring board but also the three-dimensional shape. .

【0025】[0025]

【課題を解決するための手段】前記目的は図1に示すよ
うに、透光性を有する配線基板10の表面に別々の方向か
ら光を斜めに照射する複数の照射手段31,32 及びこの配
線基板10の裏面に光を垂直に照射する照射手段33と、配
線基板10の表面をその真正面から撮影し、この配線基板
10の表面を映像信号で出力する撮像手段34と、照射手段
33により照射された配線基板10を撮影した撮像手段34よ
り映像信号を入力し、この映像信号から配線基板10のパ
ターン12の幅を算出し、このパターン12の良否判定を行
なう二次元論理回路35と、複数の照射手段32,33 により
照射された配線基板10を撮影した撮像手段34より映像信
号を入力し、この映像信号からパターン12が配線基板10
の表面に作り出す影パターン12a,12b の幅を算出し、こ
のパターン12の良否判定を行なう三次元論理回路36,37
とを含んでなるパターン検査装置において、照射手段3
1,32,33が発生する光の色がそれぞれ異なるとともに、
撮像手段34が色弁別撮像手段であることを特徴とするパ
ターン検査装置により達成される。
As shown in FIG. 1, a plurality of irradiation means 31, 32 for irradiating the surface of a wiring substrate 10 having a light-transmitting property with light obliquely from different directions and the wiring are provided. Irradiation means 33 for vertically irradiating the back surface of the substrate 10 and the front surface of the wiring board 10 are photographed from the front side, and the wiring board
Imaging means 34 for outputting the surface of 10 as a video signal, and irradiation means
A two-dimensional logic circuit 35 for inputting a video signal from the image pickup means 34 that has photographed the wiring board 10 illuminated by 33, calculating the width of the pattern 12 of the wiring board 10 from this video signal, and judging whether the pattern 12 is good or bad. Then, a video signal is input from the imaging means 34, which photographs the wiring board 10 irradiated by the plurality of irradiation means 32, 33, and a pattern 12 is formed from the video signal.
The three-dimensional logic circuit 36, 37 for calculating the width of the shadow patterns 12a, 12b created on the surface of the
In the pattern inspection device including
While the colors of light generated by 1,32,33 are different,
This is achieved by a pattern inspection device characterized in that the image pickup means 34 is a color discrimination image pickup means.

【0026】[0026]

【作用】本発明のパターン検査装置においては、照射手
段31,32,33はそれぞれ異なる色の光、例えば光の三原色
である青、緑、赤の色の光を配線基板10に照射し、そし
て、この配線基板10の表面をその真正面から撮影してそ
の光学像を映像信号に変換する撮像手段34は色弁別撮像
手段、例えばカラーテレビジョンカメラ34を採用して構
成している。
In the pattern inspection apparatus of the present invention, the irradiation means 31, 32, 33 irradiate the wiring substrate 10 with light of different colors, for example, light of the three primary colors of light, blue, green and red, and The image pickup means 34 for photographing the surface of the wiring board 10 from directly in front thereof and converting the optical image thereof into a video signal is constituted by adopting a color discrimination image pickup means, for example, a color television camera 34.

【0027】したがって、カラーテレビジョンカメラ34
は配線基板10の表面を撮影し、青画素、緑画素及び赤画
素よりなる配線基板10の表面の光学像を映像信号に変換
して出力するために、本発明のパターン検査装置におい
ては照射ランプ31、32、33の点灯と消灯とを順次切り換
える必要はない。
Therefore, the color television camera 34
In order to capture an image of the surface of the wiring board 10 and to convert an optical image of the surface of the wiring board 10 composed of blue pixels, green pixels and red pixels into a video signal and output the image signal, the irradiation lamp in the pattern inspection apparatus of the present invention. It is not necessary to sequentially switch on / off of 31, 32, and 33.

【0028】[0028]

【実施例】以下、図2を参照して説明した従来のパター
ン検査装置と同様に、配線基板のパターンの平面形状及
び立体形状の良否とを検査する本発明の実施例のパター
ン検査装置について図1を参照して説明する。
DESCRIPTION OF THE PREFERRED EMBODIMENTS Similar to the conventional pattern inspecting apparatus described with reference to FIG. 2, a pattern inspecting apparatus according to an embodiment of the present invention for inspecting whether a pattern of a wiring board has a flat shape or a three-dimensional shape is shown below. This will be described with reference to FIG.

【0029】図1は、本発明の実施例のパターン検査装
置を説明するための図であって、同図(a) はパターン検
査装置の構成を模式的に示す要部側面図、同図(b) は配
線基板の表面を模式的に示す部分平面図である。
FIG. 1 is a diagram for explaining a pattern inspection apparatus according to an embodiment of the present invention, in which FIG. 1 (a) is a side view of a main part schematically showing the structure of the pattern inspection apparatus. b) is a partial plan view schematically showing the surface of the wiring board.

【0030】なお、本明細書においては、同一部品、同
一材料等に対しては全図をとおして同じ符号を付与して
ある。本発明の実施例のパターン検査装置は、図1(a)
に示すように、配線基板10の表面に青い光を右斜上方か
ら照射する第1の照射ランプ31と、この配線基板10の表
面に緑の光を左斜上方から照射す第2の照射ランプ32及
び配線基板10の裏面に赤い光を垂直に照射する第3の照
射ランプ33と、配線基板10の表面をその真正面から撮像
し、この配線基板10の表面の光学像を光の三原色の映像
信号に変換して出力する色弁別撮像手段、例えばカラー
テレビジョンカメラ34と、カラーテレビジョンカメラ34
から配線基板10の表面の赤画素に係る映像信号を入力
し、この映像信号から配線基板10のパターン12の幅を算
出し、このパターン幅に基づいてパターン12の良否判定
を行なう二次元論理回路35と、カラーテレビジョンカメ
ラ34から配線基板10の表面の青画素に係る映像信号を入
力し、この映像信号からパターン12が基材11の表面に作
る影パターン12a の幅を算出し、この影パターン12a に
基づいてパターン12の立体的な形状の良否判定を行なう
第1の三次元論理回路36と、カラーテレビジョンカメラ
34から配線基板10の表面の緑画素に係る映像信号を入力
し、この映像信号からパターン12が基材11の表面に作る
影パターン12b の幅を算出し、この影パターン12b の幅
に基づいてパターン12の立体的な形状の良否判定を行な
う第2の三次元論理回路37とを含んでなるものである。
In the present specification, the same reference numerals are given to the same parts and the same materials throughout the drawings. The pattern inspection apparatus according to the embodiment of the present invention is shown in FIG.
As shown in FIG. 1, a first irradiation lamp 31 that irradiates the surface of the wiring board 10 with blue light from the upper right and a second irradiation lamp 31 that irradiates the surface of the wiring board 10 with green light from the upper left. A third irradiation lamp 33 that vertically irradiates red light onto the back surface of the wiring board 32 and the wiring board 10, and an image of the front surface of the wiring board 10 directly in front of the third irradiation lamp 33, and an optical image of the surface of the wiring board 10 is an image of three primary colors of light. Color discrimination imaging means for converting and outputting to a signal, for example, a color television camera 34 and a color television camera 34
A two-dimensional logic circuit that inputs a video signal relating to the red pixels on the surface of the wiring board 10 from the above, calculates the width of the pattern 12 of the wiring board 10 from this video signal, and judges the quality of the pattern 12 based on this pattern width. 35 and the video signal relating to the blue pixel on the surface of the wiring substrate 10 from the color television camera 34, the width of the shadow pattern 12a formed by the pattern 12 on the surface of the base material 11 is calculated from this video signal, and the shadow pattern 12a is calculated. A first three-dimensional logic circuit 36 for judging quality of the three-dimensional shape of the pattern 12 based on the pattern 12a, and a color television camera.
The video signal relating to the green pixel on the surface of the wiring board 10 is input from 34, the width of the shadow pattern 12b formed by the pattern 12 on the surface of the base material 11 is calculated from this video signal, and based on the width of the shadow pattern 12b. It includes a second three-dimensional logic circuit 37 for judging the quality of the three-dimensional shape of the pattern 12.

【0031】このように本発明の実施例のパターン検査
装置は、配線基板10の表面を撮影する撮像手段としてカ
ラーテレビジョンカメラ34を使用するとともに、この配
線基板10を照射する照射手段として青い光を出す第1の
照射ランプ31、緑の光を出す第2の照射ランプ32及び赤
い光を出す第3の照射ランプ33とを含んで構成している
ために、それぞれの照射ランプ31、32、33を点灯し放し
で配線基板10のパターン12の検査を実施できることとな
る。
As described above, in the pattern inspection apparatus of the embodiment of the present invention, the color television camera 34 is used as the image pickup means for photographing the surface of the wiring board 10, and the blue light is used as the irradiation means for irradiating the wiring board 10. The first irradiation lamp 31, which emits light, the second irradiation lamp 32, which emits green light, and the third irradiation lamp 33, which emits red light, are included. The pattern 12 on the wiring board 10 can be inspected by turning on and releasing 33.

【0032】このように構成したパターン検査装置によ
り配線基板10のパターン12の検査を行なうには、まず、
3つの照射ランプ31、32、33を点灯し、配線基板10の表
面と裏面にそれぞれの色の光を照射する。
In order to inspect the pattern 12 of the wiring board 10 with the pattern inspection apparatus having the above-described structure, first,
The three irradiation lamps 31, 32, 33 are turned on to irradiate the front surface and the back surface of the wiring board 10 with light of respective colors.

【0033】カラーテレビジョンカメラ34は、この配線
基板10を撮影してその表面の光学像を光の三原色の映像
信号に変換し、配線基板10の表面の赤画素に係る映像信
号を二次元論理回路35に、配線基板10の表面の青画素に
係る映像信号を第1の三次元論理回路36に、配線基板10
の表面の緑画素に係る映像信号を第2の三次元論理回路
37にそれぞれ入力する。
The color television camera 34 photographs the wiring board 10 and converts the optical image on the surface into video signals of the three primary colors of light, and the video signals relating to the red pixels on the surface of the wiring board 10 are two-dimensionally logical. In the circuit 35, the video signal related to the blue pixel on the surface of the wiring board 10 is supplied to the first three-dimensional logic circuit 36.
The video signal related to the green pixel on the surface of the second second three-dimensional logic circuit
Enter each in 37.

【0034】二次元論理回路35は、上述したようにカラ
ーテレビジョンカメラ34より入力した配線基板10のパタ
ーン12の赤画素に係る映像信号から配線基板10のパター
ン12の幅を算出し、このパターン幅に基づいてパターン
12の良否、すなわち、配線基板10のパターン12に短絡不
良13、断線不良14、太り不良17及び括れ不良18等がある
か否かを判定し、第1の三次元論理回路36も二次元論理
回路35と同様に、カラーテレビジョンカメラ34より配線
基板10の表面の青画素に係る映像信号を入力し、この映
像信号からパターン12が第1の照射ランプ31の照射によ
り基材11の表面に作る影パターン12a (図3及び図4参
照)の幅を算出し、この影パターン12a に基づいてパタ
ーン12の立体的な形状の良否判定、すなわち、突起不良
16やパターン12の第2の照射ランプ32側に存在する第1
の抉れ不良15a 等があるか否かを判定し、また、第2の
三次元論理回路37も同様に、カラーテレビジョンカメラ
34より配線基板10の表面の緑画素に係る映像信号を入力
し、この映像信号からパターン12が第2の照射ランプ32
の照射により基材11の表面に作る影パターン12b (図3
参照)の幅を算出し、この影パターン12b に基づいてパ
ターン12の立体的な形状の良否判定、すなわち、突起不
良16やパターン12の第1の照射ランプ31側に存在する第
2の抉れ不良15b 等があるか否かを判定する。
The two-dimensional logic circuit 35 calculates the width of the pattern 12 of the wiring board 10 from the video signal relating to the red pixel of the pattern 12 of the wiring board 10 input from the color television camera 34 as described above, and this pattern is calculated. Pattern based on width
It is determined whether or not the pattern 12 of the wiring board 10 has a short circuit defect 13, a disconnection defect 14, a fat defect 17, a constriction defect 18, and the like, and the first three-dimensional logic circuit 36 also performs the two-dimensional logic. Similar to the circuit 35, a video signal relating to a blue pixel on the surface of the wiring board 10 is input from the color television camera 34, and the pattern 12 is projected from the video signal on the surface of the base material 11 by irradiation of the first irradiation lamp 31. The width of the shadow pattern 12a to be created (see FIGS. 3 and 4) is calculated, and based on the shadow pattern 12a, the quality of the three-dimensional shape of the pattern 12 is judged, that is, the protrusion defect.
The first existing on the side of the second irradiation lamp 32 of 16 or pattern 12
It is judged whether or not there is a defective picking 15a, etc., and the second three-dimensional logic circuit 37 also similarly has a color television camera.
A video signal relating to a green pixel on the surface of the wiring substrate 10 is input from the 34, and the pattern 12 causes the second irradiation lamp 32
Pattern 12b (Fig. 3) created on the surface of the substrate 11 by irradiation of
The width of the pattern 12) is calculated, and based on this shadow pattern 12b, the quality of the three-dimensional shape of the pattern 12 is determined, that is, the protrusion defect 16 and the second scooping existing on the first irradiation lamp 31 side of the pattern 12. Determine whether there is a defect 15b.

【0035】そして、二次元論理回路35の判定、第1の
三次元論理回路36及び第2の三次元論理回路37のそれぞ
の判定が良であれば、配線基板10のパターン12は良品、
それぞれの判定に一つでも不良があれば、配線基板10の
パターン12は不良と判定されることとなる。
If the judgment of the two-dimensional logic circuit 35 and the judgments of the first three-dimensional logic circuit 36 and the second three-dimensional logic circuit 37 are good, the pattern 12 of the wiring board 10 is a good product,
If at least one of the determinations is defective, the pattern 12 of the wiring board 10 is determined to be defective.

【0036】なお、二次元論理回路35、第1の三次元論
理回路36及び第2の三次元論理回路37が配線基板10のパ
ターン12の良否判定を行なう手順は、図2を参照して説
明した従来のパターン検査装置の二次元論理回路25、第
1の三次元論理回路26及び第2の三次元論理回路27と同
様な要領であるので此処での説明は割愛する。
The procedure by which the two-dimensional logic circuit 35, the first three-dimensional logic circuit 36, and the second three-dimensional logic circuit 37 determine the quality of the pattern 12 on the wiring board 10 will be described with reference to FIG. Since the procedure is similar to that of the two-dimensional logic circuit 25, the first three-dimensional logic circuit 26 and the second three-dimensional logic circuit 27 of the conventional pattern inspection apparatus, the description thereof is omitted here.

【0037】また、第1の三次元論理回路36と第2の三
次元論理回路37とをそれぞれ二次元論理回路35に点線38
で示すように接続し、カラーテレビジョンカメラ34より
入力した配線基板10のパターン12の赤画素に係る映像信
号に基づいて二次元論理回路35が算出したパターン12の
エッジ (輪郭線) の座標データをそれぞれ第1の三次元
論理回路36と第2の三次元論理回路37とに入力し、第1
の三次元論理回路36が、二次元論理回路35から入力した
パターン12のエッジの座標データとカラーテレビジョン
カメラ34から入力した配線基板10の表面の青画素に係る
映像信号とに基づいて、第1の照射ランプ31の照射によ
りパターン12が基材11の表面に作る影パターン12a の幅
を算出すれば、パターン12と影パターン12a との境界が
間違いなく設定されることによりその算出結果はより確
度が向上し、パターン12の良否判定の信頼度が大幅に向
上する( 図4参照) 。
Further, the first three-dimensional logic circuit 36 and the second three-dimensional logic circuit 37 are respectively connected to the two-dimensional logic circuit 35 by a dotted line 38.
The coordinate data of the edge (contour line) of the pattern 12 calculated by the two-dimensional logic circuit 35 based on the video signal related to the red pixel of the pattern 12 of the wiring board 10 connected from the color television camera 34 as shown in FIG. Are input to the first three-dimensional logic circuit 36 and the second three-dimensional logic circuit 37, respectively.
The three-dimensional logic circuit 36, based on the coordinate data of the edge of the pattern 12 input from the two-dimensional logic circuit 35 and the video signal relating to the blue pixel on the surface of the wiring board 10 input from the color television camera 34, If the width of the shadow pattern 12a formed by the irradiation of the irradiation lamp 31 of No. 1 on the surface of the base material 11 by the pattern 12 is calculated, the boundary between the pattern 12 and the shadow pattern 12a is definitely set, and the calculation result is further improved. The accuracy is improved, and the reliability of the quality judgment of the pattern 12 is significantly improved (see FIG. 4).

【0038】また、第1の三次元論理回路36と同様に第
2の三次元論理回路37が、二次元論理回路35から入力し
たパターン12のエッジの座標データとカラーテレビジョ
ンカメラ34から入力した配線基板10の表面の緑画素に係
る映像信号とに基づいて、第2の照射ランプ32の照射に
よりパターン12が基材11の表面に作る影パターン12bの
幅を算出すれば、パターン12と影パターン12b との境界
も間違いなく設定されることによりその算出結果はより
確度が向上し、パターン12の良否判定の信頼度が大幅に
向上することとなる。
Similarly to the first three-dimensional logic circuit 36, the second three-dimensional logic circuit 37 inputs the coordinate data of the edge of the pattern 12 input from the two-dimensional logic circuit 35 and the color television camera 34. If the width of the shadow pattern 12b created by the irradiation of the second irradiation lamp 32 on the surface of the base material 11 by the irradiation of the second irradiation lamp 32 is calculated based on the video signal related to the green pixel on the surface of the wiring board 10, the shadow of the pattern 12 and the shadow of the pattern 12 are calculated. Since the boundary with the pattern 12b is definitely set, the accuracy of the calculation result is further improved, and the reliability of the quality judgment of the pattern 12 is significantly improved.

【0039】次に、図5を参照して本発明の請求項3に
係る一実施例のパターン検査装置について説明する。図
5は、本発明の請求項3に係る一実施例のパターン検査
装置の説明図であって、図5(a) はパターン検査装置の
構成を模式的に示す要部側面図、図5(b) はパターンの
影パターンを模式的に示す要部平面図である。
Next, with reference to FIG. 5, a pattern inspection apparatus according to a third embodiment of the present invention will be described. FIG. 5 is an explanatory view of a pattern inspection apparatus of an embodiment according to claim 3 of the present invention, FIG. 5 (a) is a side view of a main part schematically showing the configuration of the pattern inspection apparatus, and FIG. b) is a plan view of relevant parts schematically showing a shadow pattern of the pattern.

【0040】図5に示す本発明の請求項3に係る一実施
例のパターン検査装置は、配線基板10(なお、本実施例
においては配線基板10の基材11は光を透過する必要はな
い)の上に向けた表面に、光の三原色の中の一つである
第1の光、たとえば青い光を右斜め上方から照射し、配
線基板10上にパターン12の第1の影パターンW1(y) 作る
第1の照射ランプ31、配線基板10の表面に、光の三原色
の中の一つであり第1の光と異なる第2の光、たとえば
緑の光を左斜め上方から照射し、配線基板10上にパター
ン12の第2の影パターンW2(y) を作る第2の照射ランプ
32、配線基板10の直上に設置され、この配線基板10の表
面を撮影してR(赤)映像信号、G (緑) 映像信号及び
B (青) 映像信号よりなるカラー映像信号に変換し、こ
のカラー映像信号を画素毎に出力する色弁別撮像手段、
たとえばCCDカラーテレビジョンカメラ41(以降、C
CDカメラ41という)、検査論理回路42及びCRTモニ
タ43とで構成したものである。
In the pattern inspection apparatus according to the third embodiment of the present invention shown in FIG. 5, the wiring board 10 (in this embodiment, the base material 11 of the wiring board 10 does not need to transmit light). ), The first light, which is one of the three primary colors of light, for example, blue light, is radiated from diagonally above to the right, and the first shadow pattern W 1 of the pattern 12 is formed on the wiring board 10. (y) The first irradiation lamp 31 to be made and the surface of the wiring board 10 are irradiated with a second light, which is one of the three primary colors of light and is different from the first light, such as green light, from diagonally above and to the left. , A second irradiation lamp for forming a second shadow pattern W 2 (y) of the pattern 12 on the wiring board 10.
32, installed directly on the wiring board 10, and the surface of the wiring board 10 is photographed and converted into a color video signal composed of an R (red) video signal, a G (green) video signal and a B (blue) video signal, Color discrimination image pickup means for outputting this color video signal for each pixel,
For example, a CCD color television camera 41 (hereinafter C
A CD camera 41), an inspection logic circuit 42 and a CRT monitor 43.

【0041】この検査論理回路42は、CCDカメラ41か
ら映像信号を画素毎に入力し、カラー映像信号の中の最
大の映像信号以外の二つの映像信号を予め任意に定めた
比率で圧縮することを画素毎に実施して内蔵の画像メモ
リ部に格納するとともに、この画像メモリ部から読み出
したカラー映像信号に基づいて第1及び第2の影パター
ンW1,W2 のそれぞれの幅W1(y),W2(y) を算出し、第1の
影パターンW1の幅W1(y) と予め入力した数値A及び第2
の影パターンW2の幅(W2(y)と予め入力した数値Bとの大
小をそれぞれ比較し、 W1(y) >Aかつ W2(y) >Bであれば配線基板10は良品 W1(y) <A又は W2(y) <Bであれば配線基板10は不良
品 と判定するものである。
The inspection logic circuit 42 inputs the video signal from the CCD camera 41 for each pixel and compresses two video signals other than the maximum video signal among the color video signals at a predetermined ratio. Is performed for each pixel and stored in the built-in image memory unit, and the width W 1 (each of the first and second shadow patterns W 1 and W 2 based on the color video signal read from the image memory unit is y), W 2 (y) are calculated, and the width W 1 (y) of the first shadow pattern W 1 and the previously input numerical value A and second
The width of the shadow pattern W 2 (W 2 (y) and the value B input in advance are compared, and if W 1 (y)> A and W 2 (y)> B, then the wiring board 10 is a good product. If W 1 (y) <A or W 2 (y) <B, the wiring board 10 is determined as a defective product.

【0042】なお、W1(y) <A又は W2(y) <Bという
ことは、配線基板10のパターン12に図1(b) で示すよう
な断線不良14、抉れ不良18(第1及び第2の抉れ不良15
a,15b を含む) が存在するということである。
Note that W 1 (y) <A or W 2 (y) <B means that the pattern 12 of the wiring board 10 has a disconnection defect 14 and a scraping defect 18 (first pattern) as shown in FIG. 1 and 2 poor picking 15
(including a, 15b) exists.

【0043】このような本発明の請求項3に係る一実施
例のパターン検査装置により、配線基板10のパターン12
を検査する方法について詳細に説明する。まず、第1及
び第2の照射ランプ31,32 を点灯し、配線基板10のパタ
ーン12の影パターン、すなわち第1及び第2の影パター
ンW1,W2 とを作る。
With the pattern inspection apparatus according to the third embodiment of the present invention as described above, the pattern 12 of the wiring board 10 is formed.
The method for inspecting will be described in detail. First, the first and second irradiation lamps 31 and 32 are turned on to form shadow patterns of the pattern 12 on the wiring board 10, that is, the first and second shadow patterns W 1 and W 2 .

【0044】次に、第1及び第2の影パターンW1,W2
を作っている配線基板10の表面をCCDカメラ41により
撮影し、上述したようにR映像信号、G映像信号及びB
映像信号よりなるカラー映像信号に変換し、このカラー
映像信号を検査論理回路42に入力する。
Next, the surface of the wiring substrate 10 forming the first and second shadow patterns W 1 and W 2 is photographed by the CCD camera 41, and the R video signal, G video signal and B video signal are recorded as described above.
The color image signal is converted into a color image signal, and this color image signal is input to the inspection logic circuit 42.

【0045】このようにCCDカメラ41からカラー映像
信号を入力した検査論理回路42は、前述したように画素
毎のカラー映像信号について最大の映像信号以外の二つ
の映像信号を所定の比率で圧縮、たとえば第1番目の画
素においてはR映像信号とB映像信号とを圧縮して内蔵
の画像メモリ部に格納、以下このようなことを順次全画
素について実行した後に、この画像メモリ部から読み出
した全画素毎のカラー映像信号(上述の処理実施済)に
基づいて第1及び第2の影パターンW1,W2 のそれぞれの
幅W1(y),W2(y) を算出し、前述したように、 W1(y) >Aかつ W2(y) >Bであれば配線基板10は良品 W1(y) <A又は W2(y) <Bであれば配線基板10は不良
品 と判定する。
As described above, the inspection logic circuit 42, to which the color video signal is input from the CCD camera 41, compresses two video signals other than the maximum video signal of the color video signal for each pixel at a predetermined ratio, For example, in the first pixel, the R video signal and the B video signal are compressed and stored in the built-in image memory unit. After this is sequentially executed for all pixels, all the pixels read from this image memory unit. The widths W 1 (y) and W 2 (y) of the first and second shadow patterns W 1 and W 2 are calculated on the basis of the color image signal for each pixel (the above-described processing has been performed), and are described above. If W 1 (y)> A and W 2 (y)> B, the wiring board 10 is a good product. If W 1 (y) <A or W 2 (y) <B, the wiring board 10 is a defective product. To determine.

【0046】この検査論理回路42はCRTモニタ43と接
続しているために、検査論理回路43が行なった配線基板
10の良否の判定結果を直ちにCRTモニタ43で知ること
も可能であるし、また配線基板10のパターン12の影パタ
ーンンW1,W2 のコントラストを強調した状態でCRTモ
ニタ43の画面上に表示することも可能である。
Since the inspection logic circuit 42 is connected to the CRT monitor 43, the wiring board executed by the inspection logic circuit 43.
It is also possible to immediately know the judgment result of the quality of 10 on the CRT monitor 43, or on the screen of the CRT monitor 43 in a state where the contrast of the shadow patterns W 1 and W 2 of the pattern 12 of the wiring board 10 is emphasized. It is also possible to display.

【0047】[0047]

【発明の効果】以上説明したように、本発明は、配線基
板のパターンの平面形状は素より立体形状をも能率良く
検査できるパターン検査装置の提供を可能にする。
As described above, the present invention makes it possible to provide a pattern inspection apparatus capable of efficiently inspecting a three-dimensional shape rather than a plane shape of a wiring board pattern.

【図面の簡単な説明】[Brief description of drawings]

【図1】は、本発明の実施例のパターン検査装置を説明
するための図、
FIG. 1 is a diagram for explaining a pattern inspection apparatus according to an embodiment of the present invention,

【図2】は、従来のパターン検査装置を説明するための
図、
FIG. 2 is a diagram for explaining a conventional pattern inspection apparatus,

【図3】は、撮像手段が観測した配線基板の撮影像を示
す図、
FIG. 3 is a diagram showing a photographed image of a wiring board observed by an image pickup means,

【図4】は、影パターンの幅を算出する方法を模式的に
説明するための図、
FIG. 4 is a diagram for schematically explaining a method of calculating the width of a shadow pattern,

【図5】は、本発明の請求項3に係る一実施例のパター
ン検査装置の説明図である。
FIG. 5 is an explanatory diagram of a pattern inspection apparatus of an embodiment according to claim 3 of the present invention.

【符号の説明】[Explanation of symbols]

10は、配線基板、 11は、基材、 12は、パターン、 12a,12b は、パターン12の影パターン、 13は、短絡不良、 14は、断線不良、 15a は、第1の抉れ不良、 15b は、第2の抉れ不良、 16は、突起不良、 17は、太り不良、 18は、括れ不良、 21,22,23は、ハロゲンランプ、 24は、テレビジョンカメラ、 25は、二次元論理回路、 26,27 は、三次元論理回路、 31,32,33は、照射ランプ (照射手段) 、 34は、カラーテレビジョンカメラ( 色弁別撮像手段) 、 35は、二次元論理回路、 36,37 は、三次元論理回路をそれぞれ示す。 41は、CCDカメラ(色弁別撮像手段)、 42は、検査論理回路、 43は、CRTモニタ、 10 is a wiring board, 11 is a base material, 12 is a pattern, 12a and 12b are shadow patterns of the pattern 12, 13 is a short circuit defect, 14 is a disconnection defect, 15a is a first scraping defect, 15b is the second hollowing defect, 16 is the protrusion defect, 17 is the thickening defect, 18 is the constriction defect, 21,22,23 are halogen lamps, 24 is a television camera, 25 is two-dimensional. Logic circuits, 26, 27 are three-dimensional logic circuits, 31, 32, 33 are irradiation lamps (irradiation means), 34 is a color television camera (color discrimination imaging means), 35 is a two-dimensional logic circuit, 36 Reference numerals 37 denote respective three-dimensional logic circuits. 41 is a CCD camera (color discrimination imaging means), 42 is an inspection logic circuit, 43 is a CRT monitor,

───────────────────────────────────────────────────── フロントページの続き (51)Int.Cl.5 識別記号 庁内整理番号 FI 技術表示箇所 H01L 21/66 J 8406−4M H05K 3/00 Q 6921−4E (72)発明者 須藤 嘉規 神奈川県川崎市中原区上小田中1015番地 富士通株式会社内─────────────────────────────────────────────────── ─── Continuation of the front page (51) Int.Cl. 5 Identification number Internal reference number FI Technical indication location H01L 21/66 J 8406-4M H05K 3/00 Q 6921-4E (72) Inventor Yoshinori Sudo Kanagawa 1015 Kamiodanaka, Nakahara-ku, Kawasaki Prefecture, Japan Within Fujitsu Limited

Claims (3)

【特許請求の範囲】[Claims] 【請求項1】 透光性を有する配線基板(10)の表面に別
々の方向から光を斜めに照射する複数の照射手段(31,3
2) 及びこの配線基板(10)の裏面に光を垂直に照射する
照射手段(33)と、 前記配線基板(10)の表面をその真正面から撮影し、この
配線基板(10)の表面を映像信号で出力する撮像手段(34)
と、 前記照射手段(33)により照射された前記配線基板(10)を
撮影した前記撮像手段(34)より映像信号を入力し、この
映像信号から配線基板(10)のパターン(12)の幅を算出
し、このパターン(12)の良否判定を行なう二次元論理回
路(35)と、 前記複数の照射手段(32,33) により照射された前記配線
基板(10)を撮影した前記撮像手段(34)より映像信号を入
力し、この映像信号からパターン(12)が配線基板(10)の
表面に作り出す影パターン(12a,12b) の幅を算出し、パ
ターン(12)の良否判定を行なう三次元論理回路(36,37)
とを含んでなるパターン検査装置において、 前記照射手段(31,32,33)が発生する光の色がそれぞれ異
なるとともに、前記撮像手段(34)が色弁別撮像手段であ
ることを特徴とするパターン検査装置。
1. A plurality of irradiation means (31, 3) for irradiating the surface of a wiring substrate (10) having a light-transmitting property with light obliquely from different directions.
2) and the irradiation means (33) for vertically irradiating the back surface of the wiring board (10) and the front surface of the wiring board (10), and the front surface of the wiring board (10) is photographed, and the front surface of the wiring board (10) is imaged. Imaging means to output as a signal (34)
And a video signal is input from the image pickup means (34) that photographs the wiring board (10) irradiated by the irradiation means (33), and the width of the pattern (12) of the wiring board (10) is input from the video signal. And a two-dimensional logic circuit (35) for determining whether the pattern (12) is good or bad, and the image pickup means () for photographing the wiring board (10) irradiated by the plurality of irradiation means (32, 33). 34), input the video signal, calculate the width of the shadow pattern (12a, 12b) created by the pattern (12) on the surface of the wiring board (10) from this video signal, and judge whether the pattern (12) is good or bad. Original logic circuit (36,37)
In a pattern inspecting device comprising, a pattern characterized in that the irradiation means (31, 32, 33) generate different colors of light, and the imaging means (34) is a color discrimination imaging means. Inspection device.
【請求項2】 請求項1記載のパターン検査装置におい
て、 三次元論理回路(36,37) が、二次元論理回路(35)から配
線基板(10)のパターン(12)のエッジの座標データを入力
するとともに、複数の照射手段(32,33) により照射され
た前記配線基板(10)を撮影した撮像手段(34)から映像信
号を入力し、前記照射手段(32,33) の照射によりできる
前記配線基板(10)のパターン(12)の影(12a,12b) を計測
することを特徴とするパターン検査方法。
2. The pattern inspection apparatus according to claim 1, wherein the three-dimensional logic circuit (36, 37) receives coordinate data of an edge of the pattern (12) of the wiring board (10) from the two-dimensional logic circuit (35). This can be done by inputting and inputting a video signal from the image pickup means (34) which has photographed the wiring board (10) irradiated by the plurality of irradiation means (32, 33) and irradiated by the irradiation means (32, 33). A pattern inspection method comprising measuring shadows (12a, 12b) of a pattern (12) of the wiring board (10).
【請求項3】 パターン(12)を有する配線基板(10)の表
面に、光の三原色の中の一つの光である第1の光(31a)
を斜めから照射し、この配線基板(10)の表面に前記パタ
ーン(12)の第1の影パターン(W1)を作る第1の照射手段
(31)と、 前記配線基板(10)の表面に、前記第1の照射手段(31)と
異なる方向から光の三原色の中の一つの光であり前記第
1の光(31a) とは異なる第2の光(32a) を斜めから照射
し、配線基板(10)の表面に前記パターン(12)の第2の影
パターン (W2)を作る第2の照射手段(32)と、 前記配線基板(10)の表面を撮影してR映像信号、G映像
信号及びB映像信号よりなるカラー映像信号に変換し、
このカラー映像信号を画素毎に出力する色弁別撮像手段
(41)と、 前記色弁別撮像手段(41)から前記カラー映像信号を画素
毎に入力し、カラー映像信号の中の最大の映像信号以外
の二つの映像信号を予め任意に定めた比率で圧縮するこ
とを画素毎に実施して画像メモリ部に格納するととも
に、この画像メモリ部から読み出した前記カラー映像信
号に基づいて前記第1及び第2の影パターン(W1,W2) の
それぞれの幅(W1(y),W2(y)) を算出し、前記第1の影パ
ターン(W1)の幅(W1(y)) と予め入力した数値(A)及び
前記第2の影パターン(W2)の幅(W2(y)) と予め入力した
数値(B)との大小をそれぞれ比較して前記配線基板(1
0)のパターン(12)の良否を判定する検査論理回路(42)
と、 前記検査論理回路(42)に接続し、前記配線基板(10)の良
否判定結果を出力する出力手段(43)を含んでなることを
特徴とするパターン検査装置。
3. A first light (31a), which is one of the three primary colors of light, on the surface of a wiring board (10) having a pattern (12).
Irradiation means for irradiating the surface of the wiring board (10) obliquely to form a first shadow pattern (W 1 ) of the pattern (12).
(31) and one of the three primary colors of light on the surface of the wiring board (10) from a direction different from that of the first irradiation means (31) and different from the first light (31a) Second irradiation means (32) for obliquely irradiating the second light (32a) to form a second shadow pattern (W 2 ) of the pattern (12) on the surface of the wiring board (10), and the wiring. The surface of the substrate (10) is photographed and converted into a color video signal composed of an R video signal, a G video signal and a B video signal,
Color discrimination imaging means for outputting this color video signal for each pixel
(41), and input the color video signal from the color discrimination image pickup means (41) for each pixel, and compress two video signals other than the maximum video signal of the color video signals at a predetermined ratio. This is performed for each pixel and stored in the image memory unit, and based on the color video signal read from the image memory unit, each of the first and second shadow patterns (W 1 , W 2 ) The width (W 1 (y), W 2 (y)) is calculated, and the width (W 1 (y)) of the first shadow pattern (W 1 ) is input in advance with the numerical value (A) and the second The width (W 2 (y)) of the shadow pattern (W 2 ) and the numerical value (B) input in advance are compared to determine the size of the wiring board (1).
Inspection logic circuit (42) to judge pass / fail of pattern (12) of (0)
And a pattern inspection apparatus including an output unit (43) connected to the inspection logic circuit (42) and outputting a quality determination result of the wiring board (10).
JP34504792A 1992-06-11 1992-12-25 Pattern inspecting apparatus Withdrawn JPH0658731A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP34504792A JPH0658731A (en) 1992-06-11 1992-12-25 Pattern inspecting apparatus

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
JP15188592 1992-06-11
JP4-151885 1992-06-11
JP34504792A JPH0658731A (en) 1992-06-11 1992-12-25 Pattern inspecting apparatus

Publications (1)

Publication Number Publication Date
JPH0658731A true JPH0658731A (en) 1994-03-04

Family

ID=26480984

Family Applications (1)

Application Number Title Priority Date Filing Date
JP34504792A Withdrawn JPH0658731A (en) 1992-06-11 1992-12-25 Pattern inspecting apparatus

Country Status (1)

Country Link
JP (1) JPH0658731A (en)

Cited By (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0764845A2 (en) * 1995-09-19 1997-03-26 AUTRONIC Gesellschaft für Bildverarbeitung und Systeme mbH Apparatus for detecting defective portion on a smooth surface
WO1998058242A1 (en) * 1997-06-17 1998-12-23 Zentrum Für Neuroinformatik Gmbh Method and device for analyzing surface structure
EP0898163A1 (en) * 1997-08-22 1999-02-24 Fraunhofer-Gesellschaft Zur Förderung Der Angewandten Forschung E.V. Method and apparatus for automatic inspection of moving surfaces
EP1098190A2 (en) * 1999-11-08 2001-05-09 Orbotech-Schuh-GmbH & Co., KG Illumination and image acquistion system
JP2006313146A (en) * 2005-04-08 2006-11-16 Omron Corp Defect inspection method, and defect inspection device using same
KR100671770B1 (en) * 2003-05-21 2007-01-19 우시오덴키 가부시키가이샤 Pattern inspection device
WO2017207112A1 (en) * 2016-05-30 2017-12-07 Bobst Mex Sa An image capturing system and a method for determining the position of an embossed structure on a sheet element
CN111982929A (en) * 2020-08-14 2020-11-24 加藤义晴 Electronic component detection equipment and electronic component detection method
JP2021081252A (en) * 2019-11-15 2021-05-27 義晴 加藤 Electronic component inspection device and electronic component inspection method
CN113884508A (en) * 2020-07-02 2022-01-04 由田新技股份有限公司 Circuit measuring system for substrate

Cited By (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0764845A3 (en) * 1995-09-19 1997-09-17 Autronic Bildverarbeitung Apparatus for detecting defective portion on a smooth surface
EP0764845A2 (en) * 1995-09-19 1997-03-26 AUTRONIC Gesellschaft für Bildverarbeitung und Systeme mbH Apparatus for detecting defective portion on a smooth surface
AU753746B2 (en) * 1997-06-17 2002-10-24 Zn Vision Technologies Ag Method and device for analyzing surface structure
WO1998058242A1 (en) * 1997-06-17 1998-12-23 Zentrum Für Neuroinformatik Gmbh Method and device for analyzing surface structure
US6907138B1 (en) 1997-06-17 2005-06-14 Invision Technologies Ag Method and device for analyzing surface structure
WO1999010730A1 (en) * 1997-08-22 1999-03-04 Spectra-Physics Visiontech Oy Method and apparatus for automatic inspection of moving surfaces
US6166393A (en) * 1997-08-22 2000-12-26 Fraunhofer-Gesellschaft Zur Forderung Der Angewandten Method and apparatus for automatic inspection of moving surfaces
EP0898163A1 (en) * 1997-08-22 1999-02-24 Fraunhofer-Gesellschaft Zur Förderung Der Angewandten Forschung E.V. Method and apparatus for automatic inspection of moving surfaces
EP1098190A2 (en) * 1999-11-08 2001-05-09 Orbotech-Schuh-GmbH & Co., KG Illumination and image acquistion system
EP1098190A3 (en) * 1999-11-08 2002-01-16 Orbotech-Schuh-GmbH & Co., KG Illumination and image acquistion system
KR100671770B1 (en) * 2003-05-21 2007-01-19 우시오덴키 가부시키가이샤 Pattern inspection device
JP2006313146A (en) * 2005-04-08 2006-11-16 Omron Corp Defect inspection method, and defect inspection device using same
WO2017207112A1 (en) * 2016-05-30 2017-12-07 Bobst Mex Sa An image capturing system and a method for determining the position of an embossed structure on a sheet element
US11448501B2 (en) 2016-05-30 2022-09-20 Bobst Mex Sa Image capturing system and a method for determining the position of an embossed structure on a sheet element
JP2021081252A (en) * 2019-11-15 2021-05-27 義晴 加藤 Electronic component inspection device and electronic component inspection method
CN113884508A (en) * 2020-07-02 2022-01-04 由田新技股份有限公司 Circuit measuring system for substrate
CN113884508B (en) * 2020-07-02 2024-05-03 由田新技股份有限公司 Circuit measuring system for substrate
CN111982929A (en) * 2020-08-14 2020-11-24 加藤义晴 Electronic component detection equipment and electronic component detection method

Similar Documents

Publication Publication Date Title
JP3817427B2 (en) Semiconductor configuration
KR101129349B1 (en) Parts mount board inspection apparatus
EP0466013B1 (en) Method of and device for inspecting pattern of printed circuit board
JPH02231510A (en) Substrate inspection device
JPH0658731A (en) Pattern inspecting apparatus
KR20120053726A (en) Method for detecting a bridge connecting failure
JPH08247736A (en) Mounted substrate inspecting device
JP2778682B2 (en) Solder appearance inspection device
JPH02216407A (en) Substrate inspection device
JPH05280946A (en) Observing apparatus of board
JPH05288527A (en) Appearance inspecting method for mounted board and its device
JP2003344312A (en) Fluoroscope
JP3363103B2 (en) Appearance inspection device
JPH02216408A (en) Substrate inspection device
JPH09236487A (en) Method for inspecting cover tape of embossed tape
JPH04104044A (en) Apparatus for inspecting printed state of soldering paste
JP2002158437A (en) Method and apparatus for removing solderless part of printed board
JP2000097882A (en) Method and device for x-ray inspection
JP3721847B2 (en) How to detect solder balls
JPH06174444A (en) Soldered state inspection method for discrete type electronic component
JP2566369B2 (en) Shape inspection method
JPS59102106A (en) Inspecting system
JP2002296016A (en) Method for recognizing shape of protective layer of printed circuit board and method of inspection
JPH0416752A (en) Apparatus for inspecting defect
JPH06243235A (en) Checking device for mounted board

Legal Events

Date Code Title Description
A300 Withdrawal of application because of no request for examination

Free format text: JAPANESE INTERMEDIATE CODE: A300

Effective date: 20000307