JPH0188585U - - Google Patents
Info
- Publication number
- JPH0188585U JPH0188585U JP1987183438U JP18343887U JPH0188585U JP H0188585 U JPH0188585 U JP H0188585U JP 1987183438 U JP1987183438 U JP 1987183438U JP 18343887 U JP18343887 U JP 18343887U JP H0188585 U JPH0188585 U JP H0188585U
- Authority
- JP
- Japan
- Prior art keywords
- display
- circuit
- supplied
- pulses
- signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000000284 extract Substances 0.000 claims 1
- 238000010586 diagram Methods 0.000 description 2
Description
第1図はこの考案の一例の系統図、第2図はそ
の説明のための図である。
13は記録再生回路、16は表示信号形成回路
、22はY/C処理回路、26は偏向回路である
。
FIG. 1 is a system diagram of an example of this invention, and FIG. 2 is a diagram for explaining it. 13 is a recording/reproducing circuit, 16 is a display signal forming circuit, 22 is a Y/C processing circuit, and 26 is a deflection circuit.
Claims (1)
一体化されたVTRにおいて、 上記チユーナ回路の受信チヤンネル及び上記V
TRの動作モードなどを示す文字、数字ないし記
号を、上記デイスプレイ上に表示する表示信号の
形成回路を有し、 上記デイスプレイの偏向回路から垂直及び水平
周期のパルスを取り出し、 この取り出したパルスを上記形成回路に垂直及
び水平クロツクとして供給して上記パルスに同期
して上記表示信号を形成し、 この表示信号を上記デイスプレイのドライブ回
路に供給して上記デイスプレイに供給される3原
色信号の少なくとも1つの信号に加算するように
したデイスプレイ一体型VTR。[Scope of Claim for Utility Model Registration] In a VTR in which a tuner circuit and a display for displaying images are integrated,
It has a display signal forming circuit that displays letters, numbers, or symbols indicating the operating mode of the TR on the display, extracts pulses with vertical and horizontal periods from the deflection circuit of the display, and transfers the extracted pulses to the The display signals are supplied as vertical and horizontal clocks to a forming circuit to form the display signal in synchronization with the pulses, and the display signals are supplied to a drive circuit for the display to generate at least one of the three primary color signals supplied to the display. A display-integrated VTR that adds to the signal.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1987183438U JPH0526873Y2 (en) | 1987-12-01 | 1987-12-01 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1987183438U JPH0526873Y2 (en) | 1987-12-01 | 1987-12-01 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPH0188585U true JPH0188585U (en) | 1989-06-12 |
JPH0526873Y2 JPH0526873Y2 (en) | 1993-07-07 |
Family
ID=31474860
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP1987183438U Expired - Lifetime JPH0526873Y2 (en) | 1987-12-01 | 1987-12-01 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPH0526873Y2 (en) |
-
1987
- 1987-12-01 JP JP1987183438U patent/JPH0526873Y2/ja not_active Expired - Lifetime
Also Published As
Publication number | Publication date |
---|---|
JPH0526873Y2 (en) | 1993-07-07 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
ATE69682T1 (en) | VIDEO PLAYBACK SYSTEM FOR VIDEO SIGNALS WITH ENLARGED AND NORMAL ASPECT RATIO. | |
EP0275124A3 (en) | Database system for image composition | |
JPH0188585U (en) | ||
JPS55142471A (en) | Video track display unit | |
JPH04297891A (en) | Clock device | |
JPS587739Y2 (en) | TV channel | |
JPS6352354U (en) | ||
JPS647890A (en) | Video signal recording and reproducing device | |
JPS61109269U (en) | ||
JPS643690A (en) | Graphic display synchronization system | |
JPS63198280U (en) | ||
JPS6419883A (en) | Information signal recording and reproducing system and information signal recording medium | |
JPS60158375U (en) | television receiver | |
JPH036378U (en) | ||
JPS6390372U (en) | ||
JPS646692U (en) | ||
JPS61100081U (en) | ||
JPS63152382U (en) | ||
JPS63163067U (en) | ||
JPS62143358U (en) | ||
JPH0410484U (en) | ||
JPS625769U (en) | ||
JPH02141180U (en) | ||
JPS61173990U (en) | ||
JPH0485382U (en) |