JPH01309590A - Onscreen mixing circuit - Google Patents

Onscreen mixing circuit

Info

Publication number
JPH01309590A
JPH01309590A JP14108088A JP14108088A JPH01309590A JP H01309590 A JPH01309590 A JP H01309590A JP 14108088 A JP14108088 A JP 14108088A JP 14108088 A JP14108088 A JP 14108088A JP H01309590 A JPH01309590 A JP H01309590A
Authority
JP
Japan
Prior art keywords
input
signal
signals
circuit
output
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP14108088A
Other languages
Japanese (ja)
Other versions
JP2636339B2 (en
Inventor
Chisato Nakao
中尾 千里
Kenji Hara
健二 原
Yoichi Ishibashi
洋一 石橋
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Holdings Corp
Original Assignee
Matsushita Electric Industrial Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Electric Industrial Co Ltd filed Critical Matsushita Electric Industrial Co Ltd
Priority to JP14108088A priority Critical patent/JP2636339B2/en
Publication of JPH01309590A publication Critical patent/JPH01309590A/en
Application granted granted Critical
Publication of JP2636339B2 publication Critical patent/JP2636339B2/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Abstract

PURPOSE:To synthesize character multiplex signals and onscreen signals with an inexpensive simple circuit by resistance-coupling the R, G and B output signals of a first two-input AND TTL circuit and the respective output signals of a second two-input AND TTL circuit and a three-input AND TTL circuit and outputting the resistance-coupled signal. CONSTITUTION:The title circuit is equipped with a two-input AND TTL circuit 1 to input onscreen R, G and B signals and an onscreen blanking (O-BLK) signal, waveform-shape the signals, and output the respective signals, a two-input AND TTL circuit 2 to input character multiplex R, G and B signals and the polarity-inverted O-BLK signal, a three-input AND TTL circuit 3 to input the character multiplex R, G and B signals, the polarity-inverted O-BLK signal, and a character multiplex half luminance signal, and an output circuit to mix the outputs of the respective AND TLL circuits by resistance-coupling the outputs and output the mixed output. Thus, the character multiplex signals and the onscreen signals can be mixed with the simple circuit and can be supplied inexpensively by using the advantage of a character multiplex built-in television.

Description

【発明の詳細な説明】 産業上の利用分野 2−=−/ 本発明は、文字多重内蔵テレビジョン受像機のオンスク
リーン混合回路に関するものである。
DETAILED DESCRIPTION OF THE INVENTION Field of Industrial Application 2-=-/ The present invention relates to an on-screen mixing circuit for a television receiver with built-in character multiplexing.

従来の技術 当初、テレビジョン受像機に対し、文字多重デコーダは
アダプタ形式で別個に形成され、別々に販売されていた
。従って、今日の文字多重内蔵テレビジョン受像機は、
単に文字多重アダプタを内蔵シたテレビジョンであり、
オンスクリーン混合回路は、第3図に示す様に集積回路
化された切換回路30によって、オンスクリーン信号と
文字多重信号を切換えて、文字多重信号とオンスクリ−
ン信号を合わせていた。
At the beginning of the prior art, character multiplexing decoders were formed separately for television receivers in the form of adapters and sold separately. Therefore, today's television receivers with built-in character multiplexing are
It is simply a television with a built-in character multiplexing adapter.
The on-screen mixing circuit switches between the on-screen signal and the character multiplex signal using an integrated switching circuit 30 as shown in FIG.
I was adjusting the signal.

すなわち、オンスクリーン・ブランキング信号(以後0
−BLにと呼ぶ)および0−BLに信号を受けるトラン
ジスタ31によって、0−BLにの期間のみオンスクリ
ーン信号とし、それ以外は文字多重信号となる出力信号
を切換回路30の出力端より得ていた。この信号は、図
示していないが後段でテレビ放送によるRGB信号と切
換られ、画面に表示される。第3図で、オンスクリーン
信号と、文字多重信号を切換える切換回路30は1・2
・3ピンに文字多重のRGB信号、11・12@13ピ
ンにオンスクリーンのRGB信号がそれぞれ入力され、
4ピンに加えられる0−BLに信号により文字多重RG
B信号とオンスクリーンRGB信号とが切換られ、5・
6・8ピンより、オンスクリーン信号を合わせた文字多
重信号が出力される。この信号は後段で0−BLK信号
と文字多重のYs倍信号よりテレビジョンのRG B 
信号と切換られる。
That is, the on-screen blanking signal (hereinafter 0
-BL) and 0-BL, an output signal is obtained from the output terminal of the switching circuit 30, which serves as an on-screen signal only during the period of 0-BL, and otherwise becomes a character multiplex signal. Ta. Although not shown, this signal is switched to an RGB signal from television broadcasting at a subsequent stage and displayed on the screen. In FIG. 3, the switching circuit 30 that switches between the on-screen signal and the character multiplex signal is 1.2
・The character multiplexed RGB signal is input to pin 3, and the on-screen RGB signal is input to pins 11 and 12 @ 13.
Character multiplexing RG by signal applied to 0-BL pin 4
B signal and on-screen RGB signal are switched, and 5.
A character multiplex signal combined with an on-screen signal is output from pins 6 and 8. This signal is converted into the television's RG B from the 0-BLK signal and the character multiplexed Ys signal in the subsequent stage.
Switched with signal.

発明が解決しようとする課題 ところが、この文字多重のRGB信号は、全輝度信号と
半輝度信号と全黒信号(信号無しの状態)より構成され
ており、第4図に示す様に、半輝度信号の有無を現わす
信号で、半輝度時にIT L ITレベルを示す2信号
と、R−G−8信号により作られている。すなわち、文
字多重回路40で信号処理がなされて、第3図の切換回
路30にR,G、B信号として加えられているのである
。第4図において、41.42はTTLのAND回路で
あり、43はエミッタ・ホロアのICである。R信号は
、TTL  AND回路41の10・12ピンより入力
され、11ピンよりバッファされたR(言号が出力され
る。一方、9ピンには2信号が印加され、そのAND出
力は8ピンより出力される。この出力(11ピンと8ピ
ン)を抵抗R1とR2により混合し、エミッタ・ホロア
IC43の10ピンに入力し、その4ピンより文字多重
のR信号として出力される。G信号・B信号は同様に処
理され、文字多重のR,G、B信号となる。この様に従
来は、文字多重信号を完全な信号としてからオンスクリ
ーン信号を加えていた為、回路が複雑で、文字多重内蔵
テレビジョンの利点が生かされていないものであった。
Problem to be Solved by the Invention However, this character multiplexed RGB signal is composed of a full brightness signal, a half brightness signal, and an all black signal (no signal state), and as shown in FIG. This signal indicates the presence or absence of a signal, and is made up of two signals indicating the IT LIT level at half brightness and an RG-8 signal. That is, the signals are processed in the character multiplexing circuit 40 and are applied to the switching circuit 30 in FIG. 3 as R, G, and B signals. In FIG. 4, 41 and 42 are TTL AND circuits, and 43 is an emitter follower IC. The R signal is input from pins 10 and 12 of the TTL AND circuit 41, and the buffered R (word) is output from pin 11. On the other hand, two signals are applied to pin 9, and the AND output is output from pin 8. This output (pin 11 and pin 8) is mixed by resistors R1 and R2, input to pin 10 of emitter follower IC43, and output from pin 4 as a character multiplexed R signal.G signal. The B signal is processed in the same way and becomes the character multiplexed R, G, and B signals.In this way, in the past, the character multiplexed signal was made into a complete signal and then the on-screen signal was added, so the circuit was complicated and the character The advantages of multiple built-in televisions were not being taken advantage of.

従って、コストも高かった。Therefore, the cost was also high.

本発明は、上記問題点に鑑み、文字多重信号とオンスク
リーン信号を安価な簡単な回路で合成できる文字多重回
路内蔵のテレビジョン受像機を提供しようとするもので
ある。
SUMMARY OF THE INVENTION In view of the above-mentioned problems, the present invention provides a television receiver with a built-in character multiplexing circuit that can synthesize a character multiplexed signal and an on-screen signal using an inexpensive and simple circuit.

課題を解決するための手段 本発明のオンスクリーン混合回路は、オンスフ5ペーノ リーンR,G、B信号およびオンスクリーン・ブランキ
ング信号を入力し、波形整形してそれぞれの信号を出力
する2入力のAND  TTL回路と、文字多重R,G
、B信号と極性が反転されたオンスクリーン・ブランキ
ング信号を入力とする2入力のAND  TTL回路と
、文字多重R,GSB信号と極性の反転されたオンスク
リーン・ブランキング信号と文字多重半輝度信号とを入
力とする3入力AND  TTL回路と、各AND  
TTL回路の出力を抵抗結合にて混合して出力する出力
回路とを備えるものである。
Means for Solving the Problems The on-screen mixing circuit of the present invention is a two-input AND circuit that inputs on-screen 5-peno-lean R, G, B signals and on-screen blanking signals, shapes the waveforms, and outputs the respective signals. TTL circuit and character multiplex R, G
, a two-input AND TTL circuit that receives the B signal and an on-screen blanking signal with inverted polarity as input, a character multiplex R, GSB signal, an on-screen blanking signal with inverted polarity, and a character multiplex half-brightness signal. A 3-input AND TTL circuit with a signal as input, and each AND
It is provided with an output circuit that mixes the outputs of the TTL circuits through resistance coupling and outputs the mixture.

作  用 本発明のオンスクリーン混合回路は、文字多重内蔵テレ
ビジョンの利点を生かし、文字多重信号とオンスクリー
ン信号を簡単な回路で混合することができ安価に供給す
ることができるものである。
Operation The on-screen mixing circuit of the present invention takes advantage of the advantages of televisions with built-in character multiplexing, can mix character multiplex signals and on-screen signals with a simple circuit, and can be supplied at low cost.

実施例 以下、本発明の一実施例を第1図、第2図を参照して説
明する。
EXAMPLE Hereinafter, an example of the present invention will be described with reference to FIGS. 1 and 2.

第1図において、入力信号として、オンスクリーンRG
B信号と0−BLに信号、さらに文字多重のRGB信号
と2信号(文字多重半輝度信号)がある。オンスクリー
ンのR,G、B信号と0−BLK信号は、2入力のAN
D  TTL回路1に入力され、それぞれバッファをさ
れ、それぞれ8.11.3.6ピンより出力される。6
ピンより出力された0−BLK信号は、後段の回路へ接
続されると同時にトランジスタ4にて反転され、2入力
のAND  TTL回路3の4.9.12ピンと3入力
のAND  TTL回路4の3.11.13ピンに入力
される。。2入力AND  TTL回路2の各ANDゲ
ートZR,ZG、ZBの他方の入力には、13.10.
5ピンを通して文字多重のR,G、B信号が加えられる
。また、3入力AND  TTL回路3の各ANDゲー
)HR,HG、HBの残りの2つの入力には、文字多重
のR,G、B信号と2信号が加えられる。従って、0−
BLに期間はAND  TTL回路3.4の全てのAN
D  TTL出力は゛Lパレベルとなり、オンスクリー
ンのRGB信号は、周辺の抵抗値によって決定されるレ
ベル7・・−7 で出ノJされる。
In FIG. 1, as an input signal, on-screen RG
There are a B signal and a 0-BL signal, as well as a character multiplexed RGB signal and two signals (character multiplexed half-brightness signal). On-screen R, G, B signals and 0-BLK signal are 2-input AN
The signals are input to the D TTL circuit 1, buffered, and output from pins 8, 11, 3, and 6, respectively. 6
The 0-BLK signal output from the pin is connected to the subsequent circuit and at the same time is inverted by transistor 4, and is connected to pins 4, 9, and 12 of 2-input AND TTL circuit 3 and 3 of 3-input AND TTL circuit 4. .11.Input to pin 13. . 13.10.
Character multiplexed R, G, and B signals are applied through pin 5. Furthermore, character multiplexed R, G, and B signals and two signals are applied to the remaining two inputs of each AND game (HR, HG, and HB) of the 3-input AND TTL circuit 3. Therefore, 0-
The period for BL is AND all AN of TTL circuit 3.4
The DTTL output is at the low level, and the on-screen RGB signals are output at levels 7...-7 determined by the surrounding resistance values.

又、文字多重のR信号は、2入力AND  TTL回路
2の13ピンと3入力AND  TTL回路3の10ピ
ンに入力され、2入力AND  TTL回路2の11ピ
ンには0−BLK期間を除いた文字多重のR信号が出力
される。3入力AND  TTL回路3の9ピンには2
信号が入力されており、8ピンには、0−BLK期間と
文字多重の半輝度期間を除いた文字多重のR信号が出力
される。この2入力AND  ’1”TL回路2の11
ピンの出力と3入力AND  TTL回路3の8ピンの
出力は抵抗を介して混合され、文字多重のR信号となり
、さらtこオンスクリーンのR信号と混合され、後段回
路へ接続される。第4図に、この信号の波形例を示す。
In addition, the character multiplexed R signal is input to pin 13 of 2-input AND TTL circuit 2 and pin 10 of 3-input AND TTL circuit 3, and pin 11 of 2-input AND TTL circuit 2 receives characters excluding the 0-BLK period. Multiple R signals are output. The 9th pin of the 3-input AND TTL circuit 3 has 2
A signal is input, and an R signal of character multiplexing excluding the 0-BLK period and the half-brightness period of character multiplexing is output to pin 8. This 2-input AND '1'' 11 of TL circuit 2
The output of the pin and the output of the 8th pin of the 3-input AND TTL circuit 3 are mixed via a resistor to form a character multiplexed R signal, which is further mixed with an on-screen R signal and connected to a subsequent circuit. FIG. 4 shows an example of the waveform of this signal.

以下同様にG、B信号も処理され、後段回路へ接続され
、後段回路にてテレビ信号と切換られ、画面に表示され
る。
Thereafter, the G and B signals are similarly processed and connected to the subsequent circuit, where they are switched to the television signal and displayed on the screen.

発明の効果 以上のように本発明のオンスクリーン混合回路は、文字
多重内蔵テレビジョンの利点である同一機器内に文字多
重信号とオンスクリーン信号が共存している点を生かし
、安価に文字多重信号とオンスクリーン信号とを混合す
ることができるようにしたものであり、特にコスト的に
実用上きわめて有利なものである。
Effects of the Invention As described above, the on-screen mixing circuit of the present invention takes advantage of the fact that text multiplex signals and on-screen signals coexist in the same device, which is an advantage of televisions with built-in text multiplexing, and enables text multiplexing signals to be produced at low cost. It is possible to mix the on-screen signal and the on-screen signal, and is extremely advantageous in terms of cost.

【図面の簡単な説明】[Brief explanation of the drawing]

第1図は、本発明の一実施例におけるオンスクリーン混
合回路の回路図、第2図は、第1図の動作説明のための
信号波形図、第3図は、従来のオンスクリーン信号と文
字多重信号の混合回路の回路図、第4図は、従来の文字
多重信号の処理回路の回路図である。 1.2・・・・・2入力AND  TTL回路、3・川
・・3入力AND  TTL回路、4・・・・・・トラ
ンジスタ。
FIG. 1 is a circuit diagram of an on-screen mixing circuit according to an embodiment of the present invention, FIG. 2 is a signal waveform diagram for explaining the operation of FIG. 1, and FIG. 3 is a conventional on-screen signal and character diagram. FIG. 4 is a circuit diagram of a conventional character multiplex signal processing circuit. 1.2...2 input AND TTL circuit, 3...3 input AND TTL circuit, 4...transistor.

Claims (1)

【特許請求の範囲】[Claims] オンスクリーンR、G、B信号とオンスクリーン・ブラ
ンキング信号を入力し、波形整形してそれぞれの信号を
出力する第1の2入力ANDTTL回路と、文字多重R
、G、B信号と極性の反転された上記オンスクリーン・
ブランキング信号を入力とする第2の2入力AND T
TL回路と、上記文字多重R、G、B信号と極性の反転
されたオンスクリーン・ブランキング信号と文字多重半
輝度信号とを入力とする3入力AND TTL回路と、
第1の2入力AND TTL回路のR、G、B出力信号
と第2の2入力AND TTL回路および3入力AND
 TTL回路の各出力信号を抵抗結合して出力する出力
回路とを備えたオンスクリーン混合回路。
A first two-input ANDTTL circuit that inputs on-screen R, G, and B signals and an on-screen blanking signal, shapes the waveform, and outputs the respective signals, and a character multiplexer R.
, G, B signals and the above on-screen signal whose polarity is inverted.
Second 2-input AND T with blanking signal as input
a TL circuit, a three-input AND TTL circuit which receives as input the character multiplex R, G, and B signals, an on-screen blanking signal whose polarity is inverted, and a character multiplex half-brightness signal;
R, G, B output signals of the first 2-input AND TTL circuit and the second 2-input AND TTL circuit and 3-input AND
An on-screen mixing circuit comprising an output circuit that resistively couples and outputs each output signal of a TTL circuit.
JP14108088A 1988-06-08 1988-06-08 On-screen mixing circuit Expired - Lifetime JP2636339B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP14108088A JP2636339B2 (en) 1988-06-08 1988-06-08 On-screen mixing circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP14108088A JP2636339B2 (en) 1988-06-08 1988-06-08 On-screen mixing circuit

Publications (2)

Publication Number Publication Date
JPH01309590A true JPH01309590A (en) 1989-12-13
JP2636339B2 JP2636339B2 (en) 1997-07-30

Family

ID=15283747

Family Applications (1)

Application Number Title Priority Date Filing Date
JP14108088A Expired - Lifetime JP2636339B2 (en) 1988-06-08 1988-06-08 On-screen mixing circuit

Country Status (1)

Country Link
JP (1) JP2636339B2 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH04132781U (en) * 1991-05-30 1992-12-09 三洋電機株式会社 television receiver

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH04132781U (en) * 1991-05-30 1992-12-09 三洋電機株式会社 television receiver

Also Published As

Publication number Publication date
JP2636339B2 (en) 1997-07-30

Similar Documents

Publication Publication Date Title
JPH0235510B2 (en)
KR900017420A (en) TV device
US5343249A (en) Apparatus for preventing the simultaneous and overlapping display of characters on a television receiver monitor
JPH01309590A (en) Onscreen mixing circuit
KR970007479B1 (en) Compensation circuit of background display using signal of on screen-display
JPS63287178A (en) Picture display circuit
JPS6024631B2 (en) signal mixing device
JPH04324772A (en) On-screen display circuit
KR0149581B1 (en) Circuit for preventing overcasting at image system
JPS6167891A (en) Color display unit
KR940005992Y1 (en) Apparatus for displaying osd signal and caption signal selectively
KR100429863B1 (en) On screen display device and method, particularly concerned with displaying characters through on screen display function without damaging a video image signal
KR910005801Y1 (en) Video signal amplification circuit
JPH0556365A (en) On-screen display circuit
KR920004438Y1 (en) On screen display data recording apparatus
KR0137231B1 (en) Mixer circuit
JPH09181995A (en) Mixing circuit for video signal and osd signal
JPH0575948A (en) Image display device
JP2823401B2 (en) Color television equipment
KR900006835Y1 (en) Teletext chrominance out put device
JPH0617391Y2 (en) Television receiver
KR970006132Y1 (en) On screen display apparatus
JPH0779475B2 (en) Character multiplex broadcasting receiver
KR920006151B1 (en) Teletext display method and apparatus
JPS6017489A (en) Video signal imposing circuit