JPH01195559A - Back-up memory for electronic equipment - Google Patents

Back-up memory for electronic equipment

Info

Publication number
JPH01195559A
JPH01195559A JP63020418A JP2041888A JPH01195559A JP H01195559 A JPH01195559 A JP H01195559A JP 63020418 A JP63020418 A JP 63020418A JP 2041888 A JP2041888 A JP 2041888A JP H01195559 A JPH01195559 A JP H01195559A
Authority
JP
Japan
Prior art keywords
power supply
voltage
low voltage
drop
detected
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP63020418A
Other languages
Japanese (ja)
Inventor
Yoshimi Iwamoto
岩本 良美
Shinji Nakamura
真二 中村
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Holdings Corp
Original Assignee
Matsushita Electric Industrial Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Electric Industrial Co Ltd filed Critical Matsushita Electric Industrial Co Ltd
Priority to JP63020418A priority Critical patent/JPH01195559A/en
Publication of JPH01195559A publication Critical patent/JPH01195559A/en
Pending legal-status Critical Current

Links

Abstract

PURPOSE:To ensure the writing of data when a voltage drop is detected by performing the writing control of the prescribed data to a memory means when the voltage of a low level is detected and only when a period when no voltage drop is detected is longer than the charging time of a back-up power supply part. CONSTITUTION:An arithmetic control means 9 performs no writing control to a memory means 8, if a period when the drop is not detected for the power supply voltage counted by a clocking means 11 does not exceed the charging time of a back-up power supply part 10 for the satisfactory writing control in case the voltage of a low voltage is detected by a low voltage detecting means 7. As a result, the writing control is carried out only when the part 10 is satisfactorily charged. Thus, it is possible to avoid the writing failure of the prescribed data to the means 8 due to the drop of the voltage level of the part 10.

Description

【発明の詳細な説明】 産業上の利用分野 本発明は停電からの立上り時、あるいは電源の再投入時
等に以前と同じ状態となるよう設定条件等をバックアッ
プする電気機器のバックアップ記憶装置に関するもので
ある。
[Detailed Description of the Invention] Industrial Application Field The present invention relates to a backup storage device for electrical equipment that backs up setting conditions, etc. so that the state will be the same as before when starting up from a power outage or when the power is turned on again. It is.

従来の技術 従来、この種の電気機器のバンクアップ記憶装置は、第
5図に示すような構成であった。図において、1は商用
電力供給部、2は低電圧検出手段、3は所定データを記
憶保持する記憶手段、4は商用電源の電圧低下時のバッ
クアップを行うバックアップ電源部、6は低電圧検出時
に記憶手段3に所定データの書き′込み制御を行う演算
制御手段である。
2. Description of the Related Art Conventionally, a bank-up storage device for this type of electrical equipment has had a configuration as shown in FIG. In the figure, 1 is a commercial power supply unit, 2 is a low voltage detection means, 3 is a storage means for storing predetermined data, 4 is a backup power supply unit that performs backup when the voltage of the commercial power supply drops, and 6 is when low voltage is detected. This is an arithmetic control means for controlling the writing of predetermined data into the storage means 3.

そして、通常状態では、商用電力供給部1より電力が供
給されて、演算制御手段6及び周辺回路がキー人力ある
いは通信等の正常動作を行うと共に、低電圧検出手段2
を通して演算制御手段5には通常のパルス信号が入力さ
れ、バックアップ電源部4は常に充電されている。ここ
で、停電等で商用電源の電圧が低下し、あるいは記憶装
置がコンセントより外されて電力が遮断されて電圧が低
下し、低電圧検出手段2から、電圧低下時に示すような
、長さが所定値を越えたパルス信号が演算制御手段6に
入力され、電流電圧の低下を検出した時には、演算制御
手段6が記憶手段3にその記憶手段3の書き込み手順に
従い、バックアップ電源部4により記憶すべきデータを
書き込む。
In the normal state, power is supplied from the commercial power supply section 1, and the arithmetic control means 6 and peripheral circuits perform normal operations such as key manual power or communication, and the low voltage detection means 2
A normal pulse signal is inputted to the arithmetic control means 5 through the arithmetic and control means 5, and the backup power supply section 4 is always charged. Here, if the voltage of the commercial power supply drops due to a power outage or the like, or if the storage device is disconnected from the outlet and the power is cut off, the voltage drops, and the low voltage detection means 2 detects that the length as shown at the time of voltage drop. When a pulse signal exceeding a predetermined value is input to the arithmetic control means 6 and a drop in the current voltage is detected, the arithmetic control means 6 stores the data in the storage means 3 using the backup power supply unit 4 according to the writing procedure of the storage means 3. Write the required data.

発明が解決しようとする課題 このような従来の構成では、低電圧検出手段2より所定
値を越えたパルス信号が出力されて電源電圧低下を検出
する度に記憶手段3にデータを書き込むことになる。し
かし低電圧検出手段2より出力される信号が不安定な状
態ではすぐに機器すべてが停止するとは限らず、幾度も
データの書き込み制御を行うが、バックアップ電源部4
の充電が不十分なために電圧レベルの低い状態で、演算
制御手段5と記憶手段3が作動することになる。
Problems to be Solved by the Invention In such a conventional configuration, data is written into the storage means 3 every time a pulse signal exceeding a predetermined value is output from the low voltage detection means 2 and a drop in the power supply voltage is detected. . However, if the signal output from the low voltage detection means 2 is unstable, all the devices will not necessarily stop immediately, and data writing control will be performed many times, but the backup power supply section 4
The arithmetic control means 5 and the storage means 3 operate at a low voltage level due to insufficient charging.

特に記憶手段3が不揮発性メモリの場合、電圧レベルの
要求が厳しいので、データが正しく書き込めない場合が
発生するという問題があった。
Particularly when the storage means 3 is a non-volatile memory, there is a problem that data may not be written correctly due to strict voltage level requirements.

本発明はこのような問題点を解決するもので、電圧低下
の検出時でも確実に記憶手段にデータが書き込める電気
機器のバックアップ記憶装置を提供することを目的とす
る。
The present invention solves these problems, and aims to provide a backup storage device for electrical equipment that can reliably write data to the storage means even when a voltage drop is detected.

課題を解決するための手段 この目的を達成するために本発明の電気機器のバックア
ップ記憶装置は、商用電源より充電を行うバックアップ
電源部と、前記商用電源の電圧低下の際にこれを検出す
る低電圧検出手段と、前記低電圧検出手段が前記商用電
源の電圧低下の検出しない時間を計測する計時手段と、
所定データを記憶する記憶手段と、前記低電圧検出手段
により商用電源の電圧低下を検出した際に前記計時手段
による計時時間が、前記バックアップ電源部の充電時間
より長い時のみ前記記憶手段に所定データの書き込み制
御を行う演算制御手段とを備えた構成でおる。
Means for Solving the Problems In order to achieve this object, the backup storage device for electrical equipment of the present invention includes a backup power supply unit that charges from a commercial power supply, and a low voltage unit that detects a voltage drop in the commercial power supply. a voltage detection means; a timekeeping means for measuring the time during which the low voltage detection means does not detect a voltage drop of the commercial power supply;
a storage means for storing predetermined data; and a storage means for storing predetermined data in the storage means only when the time measured by the timer means is longer than the charging time of the backup power supply section when the voltage drop of the commercial power source is detected by the low voltage detection means. The configuration includes arithmetic control means for controlling writing.

作  用 本発明は前記した構成により、−度低電圧検出手段にて
低電圧を検出した際に、計時手段にて計測していた電源
電圧の低下を検出しない時間が、バックアップ電源部に
書き込み制御を行うに十分な充電が出来る充電時間を超
えていなければ、演算制御手段が記憶手段に書き込み制
御を行わず、十分な充電が行われていれば書き込み制御
を行うものである。従って、バックアップ電源部の電圧
レベ〃の低下のために、所定データの記憶手段への書き
込みに失敗するということがなくなるものである。
Effects of the present invention With the above-described configuration, when a low voltage is detected by the -degree low voltage detection means, the time period during which a drop in power supply voltage is not detected, which is measured by the clock means, is written in the backup power supply section and controlled. The arithmetic and control means does not perform writing control on the storage means unless the charging time has exceeded enough to charge the battery sufficiently, and performs write control if sufficient charging has been performed. Therefore, there is no possibility that writing of predetermined data into the storage means will fail due to a drop in the voltage level of the backup power supply section.

実施例 以下、本発明の実施例について第1図を基に説明する。Example Embodiments of the present invention will be described below with reference to FIG.

第1図は本発明の実施例を示す構成図で、6は商用電力
供給部、7は商用電源の電圧低下の際にこれを検出する
低電圧検出手段、8は所定データを記憶するための不揮
発性メモリ等よりなる記憶手段、9は低電圧検出手段7
にて低電圧の検出時には、記憶手段8に所定データの書
き込み制御を行う演算制御手段、1oは電源電圧低下時
のバックアップを行うバックアップ電源部で、商用電源
により充電を行う。11は低電圧検出手段7が商用電源
の電圧低下を検出しない時間を計測する計時手段であっ
て、商用電力が通常状態では第2図に示すように低電圧
検出パルス信号が入力される。
FIG. 1 is a configuration diagram showing an embodiment of the present invention, in which 6 is a commercial power supply section, 7 is a low voltage detection means for detecting a drop in the voltage of the commercial power supply, and 8 is a section for storing predetermined data. Storage means consisting of non-volatile memory etc. 9 is low voltage detection means 7
When a low voltage is detected, an arithmetic control means controls the writing of predetermined data into the storage means 8, and 1o is a backup power supply unit that performs backup when the power supply voltage drops, and is charged by a commercial power supply. Reference numeral 11 denotes a timer for measuring the time during which the low voltage detection means 7 does not detect a voltage drop in the commercial power supply, and when the commercial power is in a normal state, a low voltage detection pulse signal is inputted as shown in FIG.

上記構成で、停電等で商用電力の電圧が低下するか、あ
るいはコンセントを介して電力線に接続されていた記憶
装置がコンセントより外れて電力が遮断されて電圧が低
下すると、これを低電圧検出手段7にて検出する。そし
て第3図に示すように電圧が低下している時間の測定値
Tb長さが所定値TB(停電検出パルス幅時間)を越え
たパルス信号が演算制御手段9に入力されると、演算制
御手段9は計時手段11の計測していた計時時間aのそ
れぞれの和を入力し、これがバックアップ電源部10に
記憶手段8の書き込みに必要な電力が充電される時間を
越えていれば(記憶手段の要求電圧レベル以上であれば
)、充電されている電力によって設定条件等の記憶保持
すべきデータ(例えばONEるいはOFF 状態等)を
記憶手段8にその書き込み手順に従って書き込む。そし
てまた低電圧検出手段7にて電源電圧が低下していない
ことを検出すれば計時手段11による第3図に示すパル
ス信号部以外の時間aの計時を新たにはじめる。上記と
逆に充電時間を越えていなければ記憶手段8に書き込ま
ず低電圧検出手段7にて電源電圧の低下を検出しなくな
るのを待ってその時から計時手段11による計測を同様
に新たにはじめる。以上この実施例の動作をフロチャー
トにすると第4図の様になる。ただし、TAはバックア
ップ電源部の充電時間、TB は停電検出パルス幅時間
、T は電圧が低下していない時間の測定値、Tbは電
圧が低下している時間の測定値である。
With the above configuration, if the voltage of commercial power drops due to a power outage or the like, or if the storage device connected to the power line via the outlet is disconnected from the outlet and the power is cut off, causing the voltage to drop, the low voltage detection means detects this. Detected at 7. As shown in FIG. 3, when a pulse signal in which the length of the measured value Tb of the voltage drop time exceeds a predetermined value TB (power failure detection pulse width time) is input to the calculation control means 9, the calculation control The means 9 inputs the respective sums of the clock times a measured by the clock means 11, and if this exceeds the time required for charging the backup power supply section 10 with the power necessary for writing in the storage means 8 (the storage means (if the required voltage level is higher than the required voltage level), data to be stored and held such as setting conditions (for example, ONE or OFF state, etc.) is written into the storage means 8 according to the writing procedure according to the charging power. If the low voltage detection means 7 again detects that the power supply voltage has not decreased, the time measurement means 11 starts anew to measure time a other than the pulse signal section shown in FIG. 3. Contrary to the above, if the charging time has not been exceeded, the data is not written to the storage means 8, but the low voltage detection means 7 waits until the low voltage detection means 7 no longer detects a drop in the power supply voltage, and from that time, the time measurement means 11 starts a new measurement in the same way. A flowchart of the operation of this embodiment as described above is shown in FIG. 4. Here, TA is the charging time of the backup power supply section, TB is the power failure detection pulse width time, T is the measured value of the time when the voltage is not decreasing, and Tb is the measured value of the time when the voltage is decreasing.

発明の効果 以上のように本発明装置によれば、電源が不安定な状態
から立下がるときも、−度書き込みを行った後は低電圧
を検出しない電源状態が所定時間続かないと再度の書き
込みを行わない。従って、バックアップ電源部に充電が
十分であるかどうかの判別手段を特別に設けなくとも、
低電圧検出の度に幾度も記憶手段に書き込み制御を行っ
て、ツク、クアノプ電源部の電圧レベルの低下のために
書き込みに失敗するといった従来のような問題がないと
いうすぐれた特長を有している。
Effects of the Invention As described above, according to the device of the present invention, even when the power supply drops from an unstable state, after a -degree write is performed, if the power supply state in which low voltage is not detected continues for a predetermined period of time, the re-write is performed. Do not do this. Therefore, there is no need to provide a special means to determine whether the backup power supply is sufficiently charged.
It has an excellent feature of not having the conventional problem of writing control to the storage means over and over again every time a low voltage is detected, and writing fails due to a drop in the voltage level of the Quanop power supply. There is.

【図面の簡単な説明】[Brief explanation of the drawing]

第1図は本発明装置の一実施例を示すブロック図、第2
図は電源波形と低電圧検出信号の関連を示す図、第3図
は電源波形、低電圧検出信号、充電レベルおよび記憶手
段の要求電圧レベルの関連を示す図、第4図は記憶手段
書き込みのためのプログラムの一例を示すフローチャー
ト、第6図は従来例を示すブロック図である。 7・・・・・・低電圧検出手段、8・・・・・・記憶手
段、9・・・・・・演算制御手段、10・・・・・・バ
ックアップ電源部、11・・・・・・計時手段。 代理人の氏名 弁理士 中 尾 敏 男 ほか1名第1
図 第2図 第3図 第4図
FIG. 1 is a block diagram showing one embodiment of the device of the present invention, and FIG.
The figure shows the relationship between the power supply waveform and the low voltage detection signal, Figure 3 shows the relationship between the power supply waveform, the low voltage detection signal, the charge level and the required voltage level of the storage means, and Figure 4 shows the relationship between the power supply waveform, the low voltage detection signal, the charge level and the required voltage level of the storage means. FIG. 6 is a block diagram showing a conventional example. 7... Low voltage detection means, 8... Memory means, 9... Arithmetic control means, 10... Backup power supply unit, 11...・Timekeeping means. Name of agent: Patent attorney Toshio Nakao and 1 other person No. 1
Figure 2 Figure 3 Figure 4

Claims (2)

【特許請求の範囲】[Claims] (1)商用電源により充電を行うバックアップ電源部と
、前記商用電源の電圧低下の際にこれを検出する低電圧
検出手段と、前記低電圧検出手段が前記商用電源の電圧
低下を検出しない時間を計測する計時手段と、所定デー
タを記憶する記憶手段と、前記低電圧検出手段により前
記商用電源の電圧低下を検出した際に、前記計時手段に
よる計時時間が前記バックアップ電源部の充電時間より
長い時のみ、前記記憶手段に所定データの書き込み制御
を行う演算制御手段とを備えた電気機器のバックアップ
記憶装置。
(1) A backup power supply section that performs charging using a commercial power supply, a low voltage detection means that detects a drop in the voltage of the commercial power supply, and a period during which the low voltage detection means does not detect a voltage drop of the commercial power supply. a clocking means for measuring, a storage means for storing predetermined data, and when a voltage drop of the commercial power supply is detected by the low voltage detection means, when the time measured by the clocking means is longer than the charging time of the backup power supply unit; and arithmetic control means for controlling writing of predetermined data into the storage means.
(2)記憶手段として不揮発性メモリを用いた特許請求
の範囲第1項記載の電気機器のバックアップ記憶装置。
(2) A backup storage device for electrical equipment according to claim 1, which uses nonvolatile memory as the storage means.
JP63020418A 1988-01-29 1988-01-29 Back-up memory for electronic equipment Pending JPH01195559A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP63020418A JPH01195559A (en) 1988-01-29 1988-01-29 Back-up memory for electronic equipment

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP63020418A JPH01195559A (en) 1988-01-29 1988-01-29 Back-up memory for electronic equipment

Publications (1)

Publication Number Publication Date
JPH01195559A true JPH01195559A (en) 1989-08-07

Family

ID=12026487

Family Applications (1)

Application Number Title Priority Date Filing Date
JP63020418A Pending JPH01195559A (en) 1988-01-29 1988-01-29 Back-up memory for electronic equipment

Country Status (1)

Country Link
JP (1) JPH01195559A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH05143478A (en) * 1991-11-20 1993-06-11 Sharp Corp Device for protecting contents of non-volatile memory
US6629109B1 (en) 1999-03-05 2003-09-30 Nec Corporation System and method of enabling file revision management of application software

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6162156A (en) * 1984-09-03 1986-03-31 Mitsubishi Electric Corp Electronic disc device with timer

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6162156A (en) * 1984-09-03 1986-03-31 Mitsubishi Electric Corp Electronic disc device with timer

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH05143478A (en) * 1991-11-20 1993-06-11 Sharp Corp Device for protecting contents of non-volatile memory
US6629109B1 (en) 1999-03-05 2003-09-30 Nec Corporation System and method of enabling file revision management of application software

Similar Documents

Publication Publication Date Title
JP4111890B2 (en) Uninterruptible power system
JPH0335628B2 (en)
JPH01195559A (en) Back-up memory for electronic equipment
US5831347A (en) Apparatus for determining if the duration of a power failure exceeded predetermined limits
GB2175759A (en) Rechargeable battery systems
KR100382747B1 (en) Electronics
JPS58195912A (en) Data holding device
JPH0142002B2 (en)
JPH08161236A (en) Data backup system by flash memory
JP3053270B2 (en) Power supply backup method and device
JP2687520B2 (en) Battery maintenance device for auxiliary battery
JPH06308206A (en) Residual power monitoring system for battery
JPH0624900Y2 (en) Memory backup power supply
JPH01185137A (en) Power failure detection
JPH10187287A (en) Delay connection switch
JPS61246821A (en) Electronic appliance
JPS59158420A (en) Reset circuit of microcomputer
JPS5918482Y2 (en) electronic controller
JP2003216281A (en) Controller
JPH08205424A (en) Backup power supply circuit
JPH04287108A (en) Disk cache device
JPS5960372A (en) Battery monitoring system for backup power source of control system
JPH02114827A (en) Backup power source equipment
JPH06103480B2 (en) Blackout processor
JPS62241016A (en) Data destruction detecting device