JP4423181B2 - Multiple wiring board - Google Patents

Multiple wiring board Download PDF

Info

Publication number
JP4423181B2
JP4423181B2 JP2004375133A JP2004375133A JP4423181B2 JP 4423181 B2 JP4423181 B2 JP 4423181B2 JP 2004375133 A JP2004375133 A JP 2004375133A JP 2004375133 A JP2004375133 A JP 2004375133A JP 4423181 B2 JP4423181 B2 JP 4423181B2
Authority
JP
Japan
Prior art keywords
wiring
ceramic
wiring board
insulating layer
mother
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
JP2004375133A
Other languages
Japanese (ja)
Other versions
JP2006185978A (en
Inventor
基 吉田
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Kyocera Corp
Original Assignee
Kyocera Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Kyocera Corp filed Critical Kyocera Corp
Priority to JP2004375133A priority Critical patent/JP4423181B2/en
Publication of JP2006185978A publication Critical patent/JP2006185978A/en
Application granted granted Critical
Publication of JP4423181B2 publication Critical patent/JP4423181B2/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Landscapes

  • Structure Of Printed Boards (AREA)

Description

本発明は、半導体素子や弾性表面波素子等の電子部品が搭載される配線基板領域を、広面積のセラミック母基板に縦横に複数個配列して成る複数個取り配線基板に関するものである。   The present invention relates to a plurality of wiring boards in which a plurality of wiring board regions on which electronic components such as semiconductor elements and surface acoustic wave elements are mounted are arranged vertically and horizontally on a large-area ceramic mother board.

従来、例えば半導体素子や弾性表面波素子等の電子部品を搭載するために用いられる配線基板は、酸化アルミニウム質焼結体等のセラミックス材料から成る四角平板状の絶縁基体の上面に電子部品を搭載するための電子部品搭載部を有し、この電子部品搭載部またはその周辺から絶縁基体の下面にかけてタングステン等の金属材料から成る複数の配線導体が配設された構造を有している。   Conventionally, for example, wiring boards used for mounting electronic components such as semiconductor elements and surface acoustic wave elements have electronic components mounted on the upper surface of a rectangular flat plate-shaped insulating substrate made of a ceramic material such as an aluminum oxide sintered body. And has a structure in which a plurality of wiring conductors made of a metal material such as tungsten are disposed from the electronic component mounting portion or its periphery to the lower surface of the insulating base.

そして、絶縁基体の電子部品搭載部に電子部品を搭載固定するとともに電子部品の電極をボンディングワイヤや半田等の電気的接続手段を介して配線導体に電気的に接続し、必要に応じて電子部品を樹脂や蓋体で気密封止することによって製品としての電子装置となる。   Then, the electronic component is mounted and fixed on the electronic component mounting portion of the insulating base, and the electrode of the electronic component is electrically connected to the wiring conductor through an electrical connection means such as a bonding wire or solder, and the electronic component is used as necessary. Is hermetically sealed with a resin or a lid to provide an electronic device as a product.

この電子装置において、配線導体の一部を下面の外周部に露出させておき、この露出した部分を外部の電気回路に接続(外部接続)することにより、電子部品が配線導体を介して外部の電気回路と電気的に接続される。   In this electronic device, a part of the wiring conductor is exposed on the outer peripheral portion of the lower surface, and the exposed part is connected to an external electric circuit (external connection), so that the electronic component can be connected to the outside via the wiring conductor. It is electrically connected to the electric circuit.

ところで、このような配線基板は、近時の電子装置の小型化の要求に伴い、その大きさが数mm角程度の極めて小さなものとなってきており、製品の取り扱いを簡便にして配線基板および電子装置の製作を効率よく行なうために、1枚の母基板を分割して多数個の配線基板を同時に得る“多数個取り”の手法が用いられている。   By the way, with the recent demand for miniaturization of electronic devices, the size of such wiring boards has become extremely small, about several millimeters square. In order to efficiently manufacture an electronic device, a “multiple picking” technique is used in which a single mother board is divided to obtain a large number of wiring boards simultaneously.

このような“多数個取り”に用いられる複数個取り配線基板は、一般に、平板状のセラミック母基板の中央部に配線基板となる配線基板領域を縦横に複数配列形成し、外周部に前記配線基板領域を取り囲むようにして捨代領域を配した構造を有している。なお、捨代領域は、複数個取り配線基板の取り扱いを簡便にすべく設けられているものである。また、捨代領域には、複数個取り配線基板や、各配線基板領域が個片に分割されたときの個々の配線基板の品名,番地等を表す文字,数字,記号,図形等の認識マークが、配線導体と同様の導体等により形成され、複数個取り配線基板や配線基板の識別が確実に行われるようにされている。   In general, a multi-piece wiring board used for such “multi-piece” is generally formed by arranging a plurality of wiring board regions vertically and horizontally in the central part of a flat ceramic mother board, and arranging the wiring on the outer peripheral part. It has a structure in which a marginal area is arranged so as to surround the substrate area. The disposal area is provided in order to simplify the handling of a plurality of wiring boards. Also, in the surrogate area, there are a plurality of wiring boards, and recognition marks such as letters, numbers, symbols, figures, etc. indicating the product name, address, etc. of each wiring board when each wiring board area is divided into pieces. However, it is formed of a conductor or the like similar to the wiring conductor so that a plurality of wiring boards and wiring boards can be reliably identified.

このような複数個取り配線基板は、いわゆるセラミックグリーンシート積層法によって製作される。具体的には、まず、酸化アルミニウム等の原料粉末をシート状に成形して複数のセラミックグリーンシートを形成し、次に、このセラミックグリーンシートにタングステン等の金属ペーストを所定の配線導体や認識マーク等のパターンに印刷塗布し、次に、これらのセラミックグリーンシートを積層して積層体を形成し、焼成することにより製作される。
特開2004−95762号公報 特開2004−193292号公報 特開1998−215041号公報
Such a multiple wiring substrate is manufactured by a so-called ceramic green sheet lamination method. Specifically, first, a raw material powder such as aluminum oxide is formed into a sheet shape to form a plurality of ceramic green sheets, and then a metal paste such as tungsten is applied to the ceramic green sheets with a predetermined wiring conductor or recognition mark. These ceramic green sheets are laminated to form a laminate, and then fired.
JP 2004-95762 A JP 2004-193292 A JP 1998-215041 A

しかしながら、上述した従来の複数個取り配線基板においては、認識マークとなる金属ペーストと、母基板となるセラミックグリーンシートとの焼成時の収縮率の差に起因して、捨代領域、つまりセラミックグリーンシートの積層体の最外周に沿って応力が作用し、この最外周部分に作用する応力により焼成後の母基板に反り等の変形が生じるという問題があった。   However, in the conventional multi-wiring circuit board described above, due to the difference in shrinkage rate during firing between the metal paste serving as the recognition mark and the ceramic green sheet serving as the mother board, the abandoned region, that is, the ceramic green There is a problem that stress acts along the outermost periphery of the laminated body of sheets, and deformation such as warpage occurs in the mother substrate after firing due to the stress acting on the outermost peripheral portion.

母基板に反り等の変形が生じると、個々の配線基板にも変形が生じ、搭載される電子部品の傾き接続信頼性の低下等の不具合を生じてしまう。   When deformation such as warpage occurs in the mother board, deformation also occurs in each wiring board, resulting in problems such as a decrease in tilt connection reliability of the electronic components to be mounted.

特に、近年の配線基板の小型化の要求により、わずかな変形でも影響が大きくなってきているため、変形の発生を抑える必要がある。例えば、複数個取り配線基板の場合には、個々の配線基板に少しずつ反りがあっても、母基板全体では大きな反りとなり、母基板の状態での電子部品の実装ができなくなるという具合に非常に大きな影響を受ける。   In particular, due to the recent demand for miniaturization of the wiring board, even a slight deformation has increased the influence, so it is necessary to suppress the occurrence of the deformation. For example, in the case of multiple wiring boards, even if each wiring board is warped little by little, the entire mother board is warped greatly, and it becomes impossible to mount electronic components in the state of the mother board. Greatly affected.

また、母基板の材料として、比誘電率が低く配線導体の伝送損失が少ない、低温焼成が可能で銅,銀等の低抵抗材料を母基板と一体焼成して配線導体を形成することができるガラスセラミック焼結体が多用されるように成ってきているため、上記問題が多発する傾向がある。つまり、ガラスセラミック焼結体から成る母基体の表面に銅または銅を主成分とする合金のメタライズ配線導体を形成した場合、配線導体に用いる合金の融点が比較的低いことから、その粒径が過剰に小さい場合には、焼結が早く進み易く、母基板との間に収縮差が発生し母基板に反りが発生する。   In addition, as a material of the mother board, the dielectric constant is low and the transmission loss of the wiring conductor is small, low temperature firing is possible, and a low resistance material such as copper or silver can be integrally fired with the mother board to form the wiring conductor. Since the glass ceramic sintered body is often used, the above problem tends to occur frequently. In other words, when a metallized wiring conductor of copper or an alloy containing copper as a main component is formed on the surface of a mother substrate made of a glass ceramic sintered body, since the melting point of the alloy used for the wiring conductor is relatively low, the particle size is When it is excessively small, sintering is likely to proceed quickly, and a shrinkage difference is generated between the mother substrate and the mother substrate is warped.

本発明は上記問題点に鑑み案出されたもので、その目的は、捨代領域に認識マークが形成されているとともに、母基板に反り等の変形が生じるのを有効に防止することができる、実用性および電子部品の実装性に優れた複数個取り配線基板を提供することにある。   The present invention has been devised in view of the above-described problems, and its object is to effectively prevent deformation such as warpage in the mother board while a recognition mark is formed in the surrogate area. Another object of the present invention is to provide a wiring board having a plurality of components that is excellent in practicality and mountability of electronic components.

本発明の複数個取り配線基板は、中央部に複数の配線基板領域が縦横に配列形成されているとともに外周部に捨代領域が形成されたセラミック製の母基板と、該母基板の一主面に、前記捨代領域を被覆するように形成された絶縁層と、を具備してなる複数個取り配線基板であって、前記絶縁層は、前記母基板を形成するセラミック成分と同一組成のセラミック成分を主成分として含み、且つ、前記母基板を形成するセラミックとは異なる色調を呈するとともに前記母基板の表面を露出させる開口パターンを有していることを特徴とするものである。   A multiple wiring substrate according to the present invention includes a ceramic mother board in which a plurality of wiring board regions are arranged vertically and horizontally in a central portion and an abandoned region is formed in an outer peripheral portion, and one of the main substrates. A plurality of wiring boards having an insulating layer formed on the surface so as to cover the abandoned region, wherein the insulating layer has the same composition as a ceramic component forming the mother board. It includes a ceramic component as a main component, and has an opening pattern that exhibits a color tone different from that of the ceramic forming the mother substrate and exposes the surface of the mother substrate.

また、本発明の複数個取り配線基板は、前記絶縁層が、前記一主面上で、且つ前記開口パターンの形成部位を除く捨代領域全域にわたり形成されていることを特徴とするものである。   Also, the multiple wiring substrate of the present invention is characterized in that the insulating layer is formed over the entire ablation region on the one main surface and excluding the portion where the opening pattern is formed. .

本発明の複数個取り配線基板によれば、捨代領域を被覆するように形成された絶縁層は、母基板を形成するセラミック成分と同一組成のセラミック成分を主成分として含み、且つ、母基板を形成するセラミックとは異なる色調を呈するとともに母基板の表面を露出させる開口パターンを有していることから、絶縁層とは色調が異なる、開口パターンから露出する母基板の表面を認識マークとして機能させることができ、複数個取り配線基板や、各配線基板領域が個片に分割されたときの個々の配線基板の品名,番地等の認識を確実に、かつ容易なものとすることができる。   According to the multiple wiring substrate of the present invention, the insulating layer formed so as to cover the surplus region includes as a main component a ceramic component having the same composition as the ceramic component forming the mother substrate, and the mother substrate. Because it has an opening pattern that exposes the surface of the mother board and exhibits a different color tone from the ceramic forming the surface, the surface of the mother board that is exposed from the opening pattern, which has a different color tone from the insulating layer, functions as a recognition mark Thus, it is possible to reliably and easily recognize a product name, an address, etc. of a plurality of wiring boards and individual wiring boards when each wiring board region is divided into individual pieces.

また、捨代領域を被覆する絶縁層は、母基板を形成するセラミック成分と同一組成のセラミック成分を主成分として含むので、母基板と絶縁層とは焼成時の収縮率が同程度であり、両者の間で焼成時に大きな応力が生じることはなく、母基板に反り等の不具合が生じるのを有効に防止することができる。   In addition, since the insulating layer covering the abandoned region contains as a main component a ceramic component having the same composition as the ceramic component forming the mother substrate, the mother substrate and the insulating layer have the same degree of shrinkage during firing, A large stress does not occur between the two during firing, and it is possible to effectively prevent problems such as warpage of the mother substrate.

さらに、本発明の複数個取り配線基板は、絶縁層を、一主面上で、且つ開口パターンの形成部位を除く捨代領域全域にわたり形成することにより、捨代領域内で、絶縁層の有無に起因して、焼成時に母基板に作用する応力のばらつきが抑制され、母基板の変形を極めて有効に防止することができる。   Furthermore, the multi-layer wiring board of the present invention is the presence or absence of the insulating layer in the surrogate region by forming the insulating layer over the entire surrogate region excluding the opening pattern forming portion on one main surface. Due to the above, variation in stress acting on the mother substrate during firing is suppressed, and deformation of the mother substrate can be extremely effectively prevented.

以下、本発明を添付図面に基づき詳細に説明する。図1は本発明の複数個取り配線基板の実施の形態の一例を示す平面図であり、1はセラミック製の母基板、2は配線基板領域、3は捨代領域、4は絶縁層ある。複数の配線基板領域2を母基板1の主面の中央部に縦横に配列させることにより複数個取り配線基板が形成されている。   Hereinafter, the present invention will be described in detail with reference to the accompanying drawings. FIG. 1 is a plan view showing an example of an embodiment of a multi-chip wiring board according to the present invention. A plurality of wiring board regions are formed by arranging a plurality of wiring board regions 2 vertically and horizontally in the center of the main surface of the mother board 1.

母基板1は、平板状のガラスセラミックス焼結体,酸化アルミニウム質焼結体,窒化アルミニウム質焼結体,ムライト質焼結体,窒化珪素質焼結体,炭化珪素質焼結体等のセラミック材料から成る。   The base substrate 1 is a ceramic such as a flat glass ceramic sintered body, an aluminum oxide sintered body, an aluminum nitride sintered body, a mullite sintered body, a silicon nitride sintered body, or a silicon carbide sintered body. Made of material.

母基板1は、例えば、ガラスセラミックス焼結体から成る場合には、ホウ珪酸系ガラス等のガラスや酸化アルミニウム,酸化珪素等の原料粉末に適当な有機バインダ,溶剤を添加混合して泥漿状のセラミックスラリーとなすとともに、このセラミックスラリーをドクターブレード法やカレンダーロール法等のシート成形技術を採用しシート状となすことによってセラミックグリーンシート(セラミック生シート)を得て、しかる後、このセラミックグリーンシートを切断加工や打ち抜き加工により適当な形状とするとともに必要に応じてこれを複数枚積層し、最後にこのセラミックグリーンシートを還元雰囲気中にて約1000℃の温度で焼成することによって製作される。   When the mother substrate 1 is made of, for example, a glass ceramic sintered body, a suitable organic binder and solvent are added to and mixed with a raw material powder such as borosilicate glass or aluminum oxide, silicon oxide, etc. to form a mud-like shape. A ceramic green sheet (ceramic green sheet) is obtained by forming a ceramic slurry, and forming the ceramic slurry into a sheet shape by adopting a sheet forming technique such as a doctor blade method or a calender roll method, and then the ceramic green sheet. Is formed into an appropriate shape by cutting or punching, and a plurality of them are laminated as necessary, and finally the ceramic green sheet is fired at a temperature of about 1000 ° C. in a reducing atmosphere.

母基板1の中央部には複数の配線基板領域2が縦横に配列形成されている。   A plurality of wiring board regions 2 are arranged vertically and horizontally at the center of the mother board 1.

各配線基板領域2は、それぞれが個々の配線基板となる領域であり、その上面中央部に電子部品(図示せず)を搭載する搭載部5を有している。搭載部5は、配線基板領域の上面に電子部品を収容する凹部(図示せず)を形成し、その凹部の底面に設けてもよい。また、搭載部5は、上面の中央部に限らず、外周域に設けてもよく、下面に設けてもよい。   Each wiring board area 2 is an area that becomes an individual wiring board, and has a mounting portion 5 for mounting an electronic component (not shown) at the center of the upper surface thereof. The mounting portion 5 may be provided on the bottom surface of the recess by forming a recess (not shown) for housing the electronic component on the upper surface of the wiring board region. The mounting portion 5 is not limited to the central portion on the upper surface, and may be provided on the outer peripheral region or on the lower surface.

電子部品は、半導体素子や光半導体素子、容量素子、弾性表面波素子、水晶振動子、セラミック圧電素子等であり、ろう材やガラス、接着剤等を介して搭載部に接合される。   The electronic component is a semiconductor element, an optical semiconductor element, a capacitor element, a surface acoustic wave element, a crystal resonator, a ceramic piezoelectric element, or the like, and is joined to the mounting portion via a brazing material, glass, an adhesive, or the like.

また、各配線基板領域2には、それぞれの搭載部の周辺から下面にかけて銅や銀、パラジウム、金、白金、モリブデン、タングステン等の金属材料から成る配線導体6が形成されている。   In each wiring board region 2, wiring conductors 6 made of a metal material such as copper, silver, palladium, gold, platinum, molybdenum, and tungsten are formed from the periphery to the lower surface of each mounting portion.

配線導体6は、搭載部5に搭載される電子部品の電極と接続し、これを各配線基板領域2の下面側等に導出するためのものである。例えば、搭載部5に半導体素子や弾性表面波素子等の電子部品を搭載するとともに、この電子部品の各電極を配線導体6のうち搭載部5やその周辺に露出した部位にボンディングワイヤや半田バンプ等の電気的接続手段(図示せず)を介して電気的に接続させることにより、電子部品の各電極は配線導体6を介して配線基板領域2(実際には、分割後の個々の配線基板)の下面に導出される。この配線導体6の導出部分を外部の電気回路に接続することにより、電子部品の電極が外部電気回路と電気的に接続される。   The wiring conductor 6 is connected to an electrode of an electronic component mounted on the mounting portion 5 and is led out to the lower surface side or the like of each wiring board region 2. For example, an electronic component such as a semiconductor element or a surface acoustic wave element is mounted on the mounting portion 5, and each wire of the electronic component is bonded to a portion of the wiring conductor 6 that is exposed to the mounting portion 5 or its periphery. Are electrically connected via an electrical connection means (not shown) or the like, whereby each electrode of the electronic component is connected to the wiring board region 2 (actually, the individual wiring boards after the division through the wiring conductors 6). ). By connecting the lead-out portion of the wiring conductor 6 to an external electric circuit, the electrode of the electronic component is electrically connected to the external electric circuit.

配線導体6は、例えば銅から成る場合であれば、銅粉末に適当な有機バインダ・溶剤を添加混合して得た金属ペーストを、母基板1となるセラミックグリーンシートの表面に予めスクリーン印刷法等により所定パターンに印刷塗布しておくことによって形成される。   If the wiring conductor 6 is made of, for example, copper, a metal paste obtained by adding and mixing an appropriate organic binder / solvent to the copper powder is preliminarily screen-printed on the surface of the ceramic green sheet to be the mother substrate 1. Is formed by printing in a predetermined pattern.

なお、配線導体6の露出部分には、ニッケル,銅,金等からなるめっき層を被着させておくことが好ましい。これにより、配線導体6の酸化腐食を防止するとともに、配線導体6に対するボンディングワイヤのボンディング性や、半田バンプの濡れ性等をより良好なものとすることができる。   In addition, it is preferable to deposit a plating layer made of nickel, copper, gold or the like on the exposed portion of the wiring conductor 6. Thereby, the oxidative corrosion of the wiring conductor 6 can be prevented, and the bonding property of the bonding wire to the wiring conductor 6 and the wettability of the solder bump can be improved.

また、母基板1の外周部、即ち、母基板1のうち、複数の配線基板領域2が配列形成された領域の外側には、これらの配線基板領域2を取り囲むようにして捨代領域3が形成されている。   In addition, a marginal area 3 is provided on the outer periphery of the mother board 1, that is, outside the area of the mother board 1 where the plurality of wiring board areas 2 are arrayed so as to surround the wiring board areas 2. Is formed.

捨代領域3は、複数個取り配線基板の取扱いを容易なものとするためのものである。また、後述するように、この多数個取り配線基板や、多数個取り配線基板を個々の配線基板領域に分割して成る配線基板の、各配線基板領域2が個片に分割されたときの個々の配線基板の品名,番地等を表す文字,数字,記号の認識のための認識マークを形成するスペースとしての機能を有している。   The disposal area 3 is for making it easy to handle a plurality of wiring boards. In addition, as will be described later, each of the multi-cavity wiring board or a wiring board obtained by dividing the multi-cavity wiring board into individual wiring board areas when each wiring board area 2 is divided into individual pieces. It has a function as a space for forming a recognition mark for recognizing characters, numbers and symbols representing the product name, address, etc.

このような複数個取り配線基板は、各配線基板領域2の搭載部5に電子部品(図示せず)が搭載され、かかる電子部品の各電極を、電気的接続手段を介して配線導体6に電気的に接続し、必要に応じて電子部品を蓋体や封止樹脂等で封止した後、複数個取り配線基板を個片に分割することにより、多数個の電子装置が同時に得られる。   In such a multiple wiring board, an electronic component (not shown) is mounted on the mounting portion 5 of each wiring board region 2, and each electrode of the electronic component is connected to the wiring conductor 6 via an electrical connection means. A plurality of electronic devices can be obtained simultaneously by electrically connecting and sealing electronic components with a lid or a sealing resin as necessary, and then dividing the plurality of wiring boards into individual pieces.

そして、本発明の複数個取り配線基板9においては、捨代領域3を被覆するように絶縁層4が形成され、絶縁層4は、母基板1を形成するセラミック成分と同一組成のセラミック成分を主成分として含み、且つ、母基板1を形成するセラミックとは異なる色調を呈するとともに母基板1の表面を露出させる開口パターン4aを有していることが重要である。   In the multiple wiring substrate 9 of the present invention, the insulating layer 4 is formed so as to cover the marginal region 3, and the insulating layer 4 has a ceramic component having the same composition as the ceramic component forming the mother substrate 1. It is important to have an opening pattern 4 a that is included as a main component and that has a color tone different from that of the ceramic forming the mother substrate 1 and that exposes the surface of the mother substrate 1.

このように、捨代領域3を被覆するように絶縁層4を形成し、その絶縁層4について、母基板1を形成するセラミック成分と同一組成のセラミック成分を主成分として含むものとし、且つ、母基板1を形成するセラミックとは異なる色調を呈するとともに母基板1の表面を露出させる開口パターン4aを有しているものとすることにより、絶縁層4とは色調が異なる、開口パターン4aから露出する母基板1の表面を認識マークとして機能させることができ、各配線基板領域2が個片に分割されたときの個々の配線基板の品名,番地等を表す文字,数字,記号等の認識を確実に、かつ容易なものとすることができる。   As described above, the insulating layer 4 is formed so as to cover the separation region 3, and the insulating layer 4 includes a ceramic component having the same composition as the ceramic component forming the mother substrate 1 as a main component, and the mother layer By having an opening pattern 4a that exhibits a color tone different from that of the ceramic forming the substrate 1 and exposes the surface of the mother substrate 1, it is exposed from the opening pattern 4a that has a color tone different from that of the insulating layer 4. The surface of the mother board 1 can function as a recognition mark, and when each wiring board area 2 is divided into individual pieces, the recognition of letters, numbers, symbols, etc. representing the name, address, etc. of each wiring board is ensured. Moreover, it can be made easy.

また、捨代領域3を被覆する絶縁層4は、母基板1を形成するセラミック成分と同一組成のセラミック成分を主成分として含むことから、母基板1と絶縁層4とは焼成時の収縮率が同程度であり、両者の間で焼成時に大きな応力が生じることはなく、母基板1に反り等の不具合が生じるのを有効に防止することができる。   Moreover, since the insulating layer 4 covering the surplus region 3 contains a ceramic component having the same composition as the ceramic component forming the mother substrate 1 as a main component, the mother substrate 1 and the insulating layer 4 are contracted at the time of firing. Therefore, it is possible to effectively prevent problems such as warpage in the mother substrate 1 without causing a large stress between the two during firing.

なお、絶縁層4の形成方法は、母基板1と同一の組成のセラミック成分に、酸化クロム等の微量の着色材としての添加物を添加することにより、母基板1と色調を異ならせる。   In addition, the formation method of the insulating layer 4 makes the color tone different from the mother substrate 1 by adding a trace amount of additives such as chromium oxide to a ceramic component having the same composition as the mother substrate 1.

また、絶縁層4は、厚さが5〜20μmで、捨代領域3において収縮差等を最低にするために捨代領域3をほぼ覆う広さで形成するのが好ましいが、画像認識の観点からは開口パターン4aの周りを片側3mm程度覆う程度でも構わない。   The insulating layer 4 has a thickness of 5 to 20 μm and is preferably formed to have a width that substantially covers the marginal area 3 in order to minimize the shrinkage difference in the marginal area 3. The opening pattern 4a may be covered by about 3 mm on one side.

そして、開口パターン4aは、上述したように認識マークとして機能させるために、文字,数字,記号,図形等のパターンで形成される。   The opening pattern 4a is formed with a pattern of letters, numbers, symbols, figures, etc. in order to function as a recognition mark as described above.

開口パターンの形成方法は、絶縁層4aになるセラミックペーストを印刷するときの製版に、文字,数字,記号,図形等の認識マークを形成しておいて、絶縁層4aを印刷する際に認識マークの部分が印刷されないようにして形成する。   The opening pattern is formed by forming recognition marks such as letters, numbers, symbols, and figures on the plate making when the ceramic paste to be the insulating layer 4a is printed, and when the insulating layer 4a is printed. This portion is formed so as not to be printed.

また、前記絶縁層4は、一主面上で、且つ開口パターン4aの形成部位を除く捨代領域3全域にわたり形成しておくことが好ましい。   In addition, the insulating layer 4 is preferably formed over the entire abandoned region 3 excluding the formation site of the opening pattern 4a on one main surface.

この場合、捨代領域3内で、絶縁層4の有無に起因して、焼成時に母基板1に作用する応力のばらつきが抑制され、母基板1の変形を極めて有効に防止することができる。   In this case, due to the presence or absence of the insulating layer 4 in the abandoned region 3, variations in stress acting on the mother substrate 1 during firing are suppressed, and deformation of the mother substrate 1 can be extremely effectively prevented.

また、本形態において、絶縁層4および母基板1のうち、一方は黒色(暗褐色、濃灰色等の暗色)で、他方は白色(明灰色等の明色)であることが好ましい。この場合、絶縁層4と母基板1の表面との間のコントラストを非常に大きくすることができ、開口パターン4aの認識がさらに容易で確実なものとなり、認識がより容易で、且つ確実な複数個取り配線基板9とすることができる。   In this embodiment, it is preferable that one of the insulating layer 4 and the mother substrate 1 is black (dark brown or dark gray), and the other is white (light gray or light). In this case, the contrast between the insulating layer 4 and the surface of the mother substrate 1 can be made very large, the opening pattern 4a can be recognized more easily and reliably, and the recognition can be performed more easily and reliably. The individual wiring board 9 can be obtained.

またこの場合、母基板を白色(明色)とし、絶縁層を黒色(暗色)とすることが好ましい。この場合、面積の広い絶縁層4が黒色(暗色)であることから、例えば絶縁層4を白色(明色)にしたような場合に比べて、開口パターン4aの認識のための光を照射したときに反射光が大きくなりすぎて画像認識装置による認識が(ハレーション等に起因して)難しくなる、という不都合を生じることはない。   In this case, it is preferable that the mother substrate is white (light color) and the insulating layer is black (dark color). In this case, since the insulating layer 4 having a large area is black (dark color), the light for recognizing the opening pattern 4a is irradiated as compared with the case where the insulating layer 4 is white (light color), for example. There is no inconvenience that the reflected light sometimes becomes too large to be recognized by the image recognition device (due to halation or the like).

以上のように本形態によれば、開口パターン4aをより確実に認識することができる複数個取り配線基板を得ることができる。   As described above, according to the present embodiment, it is possible to obtain a wiring board that can recognize the opening pattern 4a more reliably.

なお、本発明は上述の実施の形態の例に限定されるものではなく、本発明の要旨を逸脱しない範囲において種々の変更、改良等が可能である。例えば、絶縁層4は、捨代領域3において、母基板の一主面に対向する他主面にも形成してもよい。   The present invention is not limited to the embodiments described above, and various changes and improvements can be made without departing from the scope of the present invention. For example, the insulating layer 4 may be formed on the other main surface facing the one main surface of the mother substrate in the abandoned region 3.

本発明の複数個取り配線基板の実施の形態の一例を示す平面図である。It is a top view which shows an example of embodiment of the multiple pick-up wiring board of this invention.

符号の説明Explanation of symbols

1・・・・母基板
2・・・・配線基板領域
3・・・・捨代領域
4・・・・絶縁層
4a・・・・開口パターン
5・・・・搭載部
6・・・・配線導体
9・・・・複数個取り配線基板
DESCRIPTION OF SYMBOLS 1 ... Mother board 2 ... Wiring board area 3 ... Disposal area 4 ... Insulating layer 4a ... Opening pattern 5 ... Mounting part 6 ... Wiring Conductor 9 ... Multiple wiring board

Claims (2)

中央部に複数の配線基板領域が縦横に配列形成されているとともに外周部に捨代領域が形成されたセラミック製の母基板と、
該母基板の一主面に、前記捨代領域を被覆するように形成された絶縁層と、を具備してなる複数個取り配線基板であって、
前記絶縁層は、前記母基板を形成するセラミック成分と同一組成のセラミック成分を主成分として含み、且つ、前記母基板を形成するセラミックとは異なる色調を呈するとともに前記母基板の表面を露出させる開口パターンを有していることを特徴とする複数個取り配線基板。
A mother board made of ceramic in which a plurality of wiring board areas are arranged vertically and horizontally in the center and a marginal area is formed in the outer periphery,
A plurality of wiring boards comprising an insulating layer formed on one main surface of the mother board so as to cover the abandoned area,
The insulating layer contains as a main component a ceramic component having the same composition as the ceramic component forming the mother substrate, and has an opening that exposes the surface of the mother substrate while exhibiting a color tone different from that of the ceramic forming the mother substrate. A wiring board having multiple patterns, characterized by having a pattern.
前記絶縁層が、前記一主面上で、且つ前記開口パターンの形成部位を除く捨代領域全域にわたり形成されていることを特徴とする請求項1に記載の複数個取り配線基板。 2. The multiple wiring substrate according to claim 1, wherein the insulating layer is formed on the one main surface and over the entire abandoned region excluding a portion where the opening pattern is formed.
JP2004375133A 2004-12-27 2004-12-27 Multiple wiring board Active JP4423181B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2004375133A JP4423181B2 (en) 2004-12-27 2004-12-27 Multiple wiring board

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2004375133A JP4423181B2 (en) 2004-12-27 2004-12-27 Multiple wiring board

Publications (2)

Publication Number Publication Date
JP2006185978A JP2006185978A (en) 2006-07-13
JP4423181B2 true JP4423181B2 (en) 2010-03-03

Family

ID=36738889

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2004375133A Active JP4423181B2 (en) 2004-12-27 2004-12-27 Multiple wiring board

Country Status (1)

Country Link
JP (1) JP4423181B2 (en)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP5558157B2 (en) * 2010-03-26 2014-07-23 京セラ株式会社 Wiring board
US11398434B2 (en) * 2017-09-20 2022-07-26 Mitsubishi Electric Corporation Semiconductor device, and method for manufacturing semiconductor device

Also Published As

Publication number Publication date
JP2006185978A (en) 2006-07-13

Similar Documents

Publication Publication Date Title
US11145587B2 (en) Electronic component mounting substrate, electronic device, and electronic module
JP6791719B2 (en) Substrate for mounting electronic components, electronic devices and electronic modules
JP3500287B2 (en) Wiring board
JP6780996B2 (en) Wiring boards, electronics and electronic modules
JP4423181B2 (en) Multiple wiring board
EP3678196B1 (en) Substrate for mounting electronic components, electronic device, and electronic module
JP4272550B2 (en) Multiple wiring board
JP6121860B2 (en) Wiring board and electronic device
JP2005072421A (en) Package for housing electronic component and electronic device
JP2007150034A (en) Insulating base and electronic device equipped therewith
JP3801935B2 (en) Electronic component mounting board
JP3850343B2 (en) Electronic component mounting board
JP4587587B2 (en) Electronic component mounting board
US20220270958A1 (en) Electronic element mounting substrate, electronic device, electronic module, and method for manufacturing electronic element mounting substrate
JP2005019749A (en) Wiring board and multiple wiring board
JP2746813B2 (en) Package for storing semiconductor elements
JP3950950B2 (en) Manufacturing method of ceramic wiring board
JP2005340562A (en) Multiple patterning substrate
JP2004023051A (en) Multi-wiring board
JP5806164B2 (en) Sensor device parts and sensor device
JP2004047821A (en) Multiple-piece taking wiring board
JP2014029909A (en) Electronic device
JP2005317595A (en) Wiring board manufacturing method
JP2003163421A (en) Multiple wiring board
JP2005191139A (en) Multiple-pattern wiring board

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20070912

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20090909

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20091109

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20091207

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20121211

Year of fee payment: 3

R150 Certificate of patent or registration of utility model

Ref document number: 4423181

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20131211

Year of fee payment: 4