JP4368277B2 - Receiver - Google Patents

Receiver Download PDF

Info

Publication number
JP4368277B2
JP4368277B2 JP2004262032A JP2004262032A JP4368277B2 JP 4368277 B2 JP4368277 B2 JP 4368277B2 JP 2004262032 A JP2004262032 A JP 2004262032A JP 2004262032 A JP2004262032 A JP 2004262032A JP 4368277 B2 JP4368277 B2 JP 4368277B2
Authority
JP
Japan
Prior art keywords
power supply
bypass
voltage
receiver
lnb
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2004262032A
Other languages
Japanese (ja)
Other versions
JP2006080829A (en
Inventor
正登 幸崎
二郎 宮原
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sharp Corp
Original Assignee
Sharp Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sharp Corp filed Critical Sharp Corp
Priority to JP2004262032A priority Critical patent/JP4368277B2/en
Priority to CNB2005100923205A priority patent/CN100399709C/en
Priority to US11/220,616 priority patent/US7499671B2/en
Publication of JP2006080829A publication Critical patent/JP2006080829A/en
Application granted granted Critical
Publication of JP4368277B2 publication Critical patent/JP4368277B2/en
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04HBROADCAST COMMUNICATION
    • H04H40/00Arrangements specially adapted for receiving broadcast information
    • H04H40/18Arrangements characterised by circuits or components specially adapted for receiving
    • H04H40/27Arrangements characterised by circuits or components specially adapted for receiving specially adapted for broadcast systems covered by groups H04H20/53 - H04H20/95
    • H04H40/90Arrangements characterised by circuits or components specially adapted for receiving specially adapted for broadcast systems covered by groups H04H20/53 - H04H20/95 specially adapted for satellite broadcast receiving

Description

本発明は、複数のレシーバを接続できる受信装置に関するものであり、特に衛星放送受信システムを構成するLNB[Low Noise Block down converter]に関するものである。   The present invention relates to a receiving apparatus capable of connecting a plurality of receivers, and more particularly to an LNB (Low Noise Block down converter) constituting a satellite broadcast receiving system.

図3は、LNBの一従来例を示すブロック図である。本図に示すLNB100は、図示しない反射器を介して受信される衛星信号から複数のチャンネル信号を抽出して低雑音増幅し、レシーバ200a、200bの要求するチャンネル信号を選択送出する受信回路101と、LNB100の電源電圧を生成する電源回路102と、レシーバ200a、200bが各々接続されるポート103a、103bと、を有して成る。また、電源回路102は、アノードがポート103a、103bに各々接続され、カソードが互いに接続されたダイオードDa、Dbと、入力端がダイオードDa、Dbの両カソードに接続されたレギュレータREG1、REG2と、を有して成る。   FIG. 3 is a block diagram showing a conventional example of LNB. The LNB 100 shown in this figure extracts a plurality of channel signals from a satellite signal received via a reflector (not shown), amplifies them with low noise, and selectively receives a channel signal required by the receivers 200a and 200b. , The power supply circuit 102 for generating the power supply voltage of the LNB 100, and the ports 103a and 103b to which the receivers 200a and 200b are respectively connected. The power supply circuit 102 includes diodes Da and Db whose anodes are connected to the ports 103a and 103b and whose cathodes are connected to each other, and regulators REG1 and REG2 whose input ends are connected to both cathodes of the diodes Da and Db, It has.

上記構成から成るLNB100において、電源回路102には、ポート103a、103bを介してレシーバ200a、200bからの直流電圧Va、Vbが与えられており、レギュレータREG1、REG2は、直流電圧Va、Vbから所定の直流電圧VA、VB(例えば、5[V]や6[V])を生成してLNB100各部に供給する。   In the LNB 100 having the above configuration, the power supply circuit 102 is supplied with the DC voltages Va and Vb from the receivers 200a and 200b via the ports 103a and 103b, and the regulators REG1 and REG2 are supplied from the DC voltages Va and Vb. DC voltages VA and VB (for example, 5 [V] and 6 [V]) are generated and supplied to each part of the LNB 100.

なお、直流電圧Va、Vbは、レギュレータREG1、REG2の入力電圧として用いられる一方、受信回路101の出力選択信号としても用いられており、所望チャンネル信号の周波数帯域に応じて、各々複数の電圧レベル(例えば、13[V]と18[V]の2値)に変遷される。このとき、直流電圧Vaが直流電圧Vbより高ければ、ダイオードDaのみがオン状態となり、直流電圧VaがレギュレータREG1、REG2の入力電圧とされる。逆に、直流電圧Vbが直流電圧Vaより高い場合は、ダイオードDbのみがオン状態となり、直流電圧VbがレギュレータREG1,REG2の入力電圧とされる。   The DC voltages Va and Vb are used as input voltages for the regulators REG1 and REG2, and are also used as output selection signals for the receiving circuit 101. Each of the DC voltages Va and Vb has a plurality of voltage levels according to the frequency band of the desired channel signal. (For example, binary of 13 [V] and 18 [V]). At this time, if the DC voltage Va is higher than the DC voltage Vb, only the diode Da is turned on, and the DC voltage Va is used as the input voltage of the regulators REG1 and REG2. Conversely, when the DC voltage Vb is higher than the DC voltage Va, only the diode Db is turned on, and the DC voltage Vb is used as the input voltage of the regulators REG1 and REG2.

上記構成から成るLNB100であれば、受信チャンネルの切換えに際して、ポート103a、103bに各々与えられる直流電圧Va、Vbに差違が生じた場合であっても、ダイオードDa、Dbの整流作用によって、高電位ポートから低電位ポートへの逆流電流が防止されるので、該逆流電流によるレシーバ破壊を回避することができる。   In the case of the LNB 100 having the above configuration, even when a difference occurs in the DC voltages Va and Vb respectively applied to the ports 103a and 103b when the reception channel is switched, the rectifying action of the diodes Da and Db causes a high potential. Since a backflow current from the port to the low potential port is prevented, receiver breakdown due to the backflow current can be avoided.

しかしながら、上記構成から成るLNB100のように、複数接続されたレシーバ200a、200bから各々供給される電流Ia、Ibを単にダイオード合算して消費する構成では、直流電圧Va、Vbに差違が生じた場合、より高電圧を供給するレシーバのみからLNB100の全消費電流が引き込まれ、他方のレシーバからは一切電流が引き込まれないことになっていた。そのため、上記構成から成るLNB100では、受信チャンネルの切換えに際して直流電圧Va、Vbの大小関係が逆転される度に、電流Ia、Ibが大きく変動し、該電流変動に起因して生じるノイズによってLNB100の誤動作や受信映像の乱れが招かれるという課題があった。   However, in the configuration in which the currents Ia and Ib respectively supplied from a plurality of connected receivers 200a and 200b are simply added together and consumed as in the LNB 100 having the above-described configuration, a difference occurs in the DC voltages Va and Vb. Therefore, the entire current consumption of the LNB 100 is drawn only from the receiver that supplies a higher voltage, and no current is drawn from the other receiver. Therefore, in the LNB 100 configured as described above, the currents Ia and Ib fluctuate greatly each time the magnitude relationship between the DC voltages Va and Vb is reversed when the reception channel is switched, and the noise caused by the current fluctuation causes the LNB 100 to change. There was a problem that malfunction and disturbance of received video were invited.

そこで、上記課題を解決するために、従来より、レシーバが複数接続された場合には、各レシーバから与えられる直流電圧の大小に関係なく、所定ポートに接続されたレシーバから優先的に電流を引き込むようにした受信装置や、装置の全消費電流を各ポートに等分配することで、複数接続されたレシーバ各個から一定の電流を引き込むようにした受信装置が本願出願人によって開示・提案されている(特許文献1、2を参照)。
特開2002−218329号公報 特開2001−127661号公報
Therefore, in order to solve the above-mentioned problem, when a plurality of receivers are conventionally connected, current is preferentially drawn from the receiver connected to a predetermined port regardless of the magnitude of the DC voltage supplied from each receiver. The present applicant discloses and proposes such a receiving device and a receiving device in which a constant current is drawn from each of a plurality of connected receivers by equally distributing all current consumption of the device to each port. (See Patent Documents 1 and 2).
JP 2002-218329 A JP 2001-127661 A

確かに、上記した特許文献1、2の受信装置であれば、受信チャンネルの切換えに際して、複数接続されたレシーバから各々与えられる直流電圧の大小関係に変動が生じた場合でも、各レシーバから引き込まれる電流には変動が生じないので、該電流変動に起因するノイズも発生せず、受信装置の誤動作や受信映像の乱れが招かれることもなくなる。   Certainly, with the receiving devices of Patent Documents 1 and 2 described above, even when a change occurs in the magnitude relationship of DC voltages applied from a plurality of connected receivers when switching reception channels, they are drawn from each receiver. Since the current does not fluctuate, noise due to the current fluctuation does not occur, and a malfunction of the receiving device and a disturbance of the received video are not caused.

しかしながら、特許文献1の受信装置では、所定ポート以外に接続されたレシーバの電流供給能力を全く活用することができないため、所定ポートに電流供給能力の低いレシーバが接続された場合には、たとえ他ポートに電流供給能力の高いレシーバが接続されていたとしても、電流供給不足で正常に動作できなくなるおそれがあった。   However, since the receiver of Patent Document 1 cannot utilize the current supply capability of the receiver connected to other than the predetermined port at all, if a receiver with a low current supply capability is connected to the predetermined port, the other Even if a receiver having a high current supply capability is connected to the port, there is a risk that normal operation may not be possible due to insufficient current supply.

また、特許文献2の受信装置(図4を参照)では、等分配回路DIVの部品ばらつきにより、装置の全消費電流を必ずしも各ポート103a、103bに等分配することができず、各レシーバ200a、200bから引き込む電流値に差違が生じる、という課題があった。また、等分配回路DIVの等分配性能は、上記した部品ばらつきのほか、その入力電圧ばらつきに応じて決定されるものであり、たとえ等分配回路DIVの前段に各ポート毎のレギュレータを設けた場合であっても、その僅かな出力電圧ばらつきにより、上記と同様、各レシーバ200a、200bから引き込む電流値に差違が生じる、という課題があった。さらに、等分配回路DIVを用いた受信装置では、その回路構成が複雑になり、装置のコストアップや回路の実装面積増大が招かれる、という課題もあった。   Further, in the receiving device of Patent Document 2 (see FIG. 4), the total current consumption of the device cannot necessarily be equally distributed to the ports 103a and 103b due to component variations of the equal distribution circuit DIV. There was a problem that a difference in the current value drawn from 200b occurred. Further, the equal distribution performance of the equal distribution circuit DIV is determined according to the input voltage variation in addition to the above-described component variation. For example, when a regulator for each port is provided in the preceding stage of the equal distribution circuit DIV Even so, there is a problem that the difference in the current value drawn from each of the receivers 200a and 200b is caused by the slight variation in output voltage. Furthermore, in the receiving device using the equal distribution circuit DIV, the circuit configuration becomes complicated, and there is a problem that the cost of the device is increased and the mounting area of the circuit is increased.

なお、複数接続されたレシーバの供給電圧が変動しても各々から引き込む電流に変動を生じさせない他の構成としては、トランジスタスイッチやマイコンを利用して詳細に消費電流制御を行う構成も考えられる。しかしながら、このような構成では、トランジスタスイッチのオン/オフ切換制御やマイコンの信号処理に少なからず時間を要するため、瞬時の電圧変動(例えばレシーバのオン/オフ)に追随できず、受信装置に不具合(瞬時の電圧低下など)を生じるおそれがあった。   As another configuration that does not cause fluctuations in the current drawn from each of the connected receivers, the current consumption control may be performed in detail using a transistor switch or a microcomputer. However, in such a configuration, since it takes time for the on / off switching control of the transistor switch and the signal processing of the microcomputer, it cannot follow the instantaneous voltage fluctuation (for example, the on / off of the receiver), and the receiving apparatus has a problem. (Instantaneous voltage drop, etc.) may occur.

本発明は、上記の問題点に鑑み、平易な回路構成でありながら、複数接続されたレシーバの供給電圧が瞬時的に変動しても各々から引き込む電流に変動を生じることがない受信装置を提供することを目的とする。   In view of the above-described problems, the present invention provides a receiver that has a simple circuit configuration but does not cause fluctuations in current drawn from each of them even if supply voltages of a plurality of connected receivers fluctuate instantaneously. The purpose is to do.

上記目的を達成するために、本発明に係る受信装置は、レシーバが各々着脱される複数の外部端子と、各々電源経路を異にする複数の内部回路と、前記レシーバから電力供給を受けて前記内部回路の駆動電圧を生成する電源回路と、を有して成る受信装置であって、前記電源回路は、前記外部端子からの電力供給経路毎に設けられた前段レギュレータと、各前段レギュレータの出力端相互間における電位差が所定の閾値よりも大きければその出力端相互間を短絡させるバイパス部と、前記バイパス部よりも後段側に設けられて前記前段レギュレータの出力電圧から前記内部回路の駆動電圧を生成する主レギュレータと、を有し、前記バイパス部は、各前段レギュレータの出力端相互間に亘って互いに逆向きに並列接続された一対のダイオード若しくはダイオード列から成る構成としている。このような構成とすることにより、平易な回路構成でありながら、複数接続されたレシーバの供給電圧が瞬時的に変動しても各々から引き込む電流に変動を生じることがないので、該電流変動に起因するノイズが発生することもなく、受信装置の誤動作や受信映像の乱れを回避することができる。 In order to achieve the above object, a receiving apparatus according to the present invention includes a plurality of external terminals to which a receiver is attached and detached, a plurality of internal circuits each having a different power supply path, and a power supply from the receiver. A power supply circuit that generates a drive voltage for an internal circuit, wherein the power supply circuit includes a pre-stage regulator provided for each power supply path from the external terminal, and an output of each pre-stage regulator If the potential difference between the terminals is larger than a predetermined threshold value, a bypass unit that short-circuits between the output terminals, and a drive voltage for the internal circuit is provided from the output voltage of the front-stage regulator provided on the downstream side of the bypass unit. a main regulator for generating and possess, the bypass portion, a pair of diodes connected in parallel in opposite directions over between output ends cross each preceding stage regulator Properly is a structure consisting of a diode string. By adopting such a configuration, even though the supply voltage of a plurality of connected receivers fluctuates instantaneously, there is no fluctuation in the current drawn from each of them even though the circuit configuration is simple. The resulting noise does not occur, and it is possible to avoid malfunction of the receiving apparatus and disturbance of the received video.

また、上記のバイパス部を極めて平易に実現することができる上、瞬時の電圧変動にも十分追随することが可能となる。また、バイパス部を逆並列接続された一対のダイオード列で構成すれば、単一のダイオードを一対とした場合に比べて、各前段レギュレータの出力端相互間を短絡させる閾値を高めることができるので、前段レギュレータの出力電圧が少々ばらついても、バイパス部の誤動作を回避することが可能となる。 In addition , the above-described bypass portion can be realized extremely simply and can sufficiently follow instantaneous voltage fluctuations. In addition, if the bypass unit is composed of a pair of diodes connected in reverse parallel, the threshold for short-circuiting the output terminals of the respective front regulators can be increased compared to the case where a single diode is paired. Even if the output voltage of the pre-stage regulator varies slightly, it is possible to avoid malfunction of the bypass unit.

上記したように、本発明に係る受信装置であれば、平易な回路構成でありながら、複数接続されたレシーバの供給電圧が瞬時的に変動しても各々から引き込む電流に変動を生じることがなくなるので、装置の誤動作や受信映像の乱れを防止することが可能となる。   As described above, the receiving apparatus according to the present invention has a simple circuit configuration, but even if the supply voltage of a plurality of connected receivers fluctuates instantaneously, the current drawn from each does not fluctuate. Therefore, it is possible to prevent malfunction of the apparatus and disturbance of the received video.

図1は本発明に係るLNBの第1実施形態を示すブロック図である。本図に示す通り、本発明に係るLNB10は、図示しない反射器を介して受信される衛星信号から複数のチャンネル信号を抽出して低雑音増幅し、レシーバ20a、20bの要求するチャンネル信号を選択送出する受信回路11と、LNB10の電源電圧を生成する電源回路12と、レシーバ20a、20bが各々接続されるポート13a、13bと、を有して成る。   FIG. 1 is a block diagram showing a first embodiment of an LNB according to the present invention. As shown in this figure, the LNB 10 according to the present invention extracts a plurality of channel signals from a satellite signal received via a reflector (not shown), amplifies them with low noise, and selects the channel signals required by the receivers 20a and 20b. The receiving circuit 11 for sending out, the power supply circuit 12 for generating the power supply voltage of the LNB 10, and the ports 13a and 13b to which the receivers 20a and 20b are connected, respectively.

上記構成から成るLNB10において、電源回路12には、ポート13a、13bを介してレシーバ20a、20bからの直流電圧Va、Vbが与えられており、該電源回路12は、直流電圧Va、Vbから所定の直流電圧VA、VB(5[V]や6[V])を生成して各々電源経路を異にする内部回路A、Bに供給する。なお、内部回路A、Bは、LNB10の内部回路をその消費電力やレシーバとの相関関係に基づいて複数に切り分けたものであり、受信回路11を構成するLNA[Low Noise Amplifier]や局部発振器、ミキサ、セレクタなどを含むものである。   In the LNB 10 having the above-described configuration, the power supply circuit 12 is supplied with the DC voltages Va and Vb from the receivers 20a and 20b via the ports 13a and 13b. The power supply circuit 12 is supplied with the predetermined voltages from the DC voltages Va and Vb. DC voltages VA and VB (5 [V] and 6 [V]) are generated and supplied to internal circuits A and B having different power supply paths. The internal circuits A and B are obtained by dividing the internal circuit of the LNB 10 into a plurality based on the power consumption and the correlation with the receiver. The LNA [Low Noise Amplifier], the local oscillator, Includes a mixer, a selector, and the like.

また、レシーバ20a、20bから与えられる直流電圧Va、Vbは、電源回路12の入力電圧として用いられる一方、受信回路11の出力選択信号としても用いられており、所望チャンネル信号の周波数帯域に応じて、各々複数の電圧レベル(例えば、13[V]と18[V]の2値)に変遷される。   Further, the DC voltages Va and Vb given from the receivers 20a and 20b are used as the input voltage of the power supply circuit 12, and are also used as the output selection signal of the receiving circuit 11, depending on the frequency band of the desired channel signal. , Each is changed to a plurality of voltage levels (for example, binary values of 13 [V] and 18 [V]).

ここで、本実施形態の電源回路12は、ポート13a、13bからの電力供給経路毎に設けられた前段レギュレータPRa、PRbと、各前段レギュレータPRa、PRbの出力端にアノードが接続された逆流防止ダイオードDa、Dbと、各逆流防止ダイオードDa、Dbのカソード相互間(すなわち、各前段レギュレータPRa、PRbの出力端相互間)における電位差が所定の閾値よりも大きければその出力端相互間を短絡させるバイパス部BPと、バイパス部BPよりも後段側に設けられて前段レギュレータPRa、PRbの出力電圧Va’、Vb’から内部回路A、Bの駆動電圧VA、VBを生成する主レギュレータREG1、REG2と、を有して成る。   Here, the power supply circuit 12 according to the present embodiment includes a pre-stage regulator PRa, PRb provided for each power supply path from the ports 13a, 13b, and a backflow prevention in which anodes are connected to the output terminals of the pre-stage regulators PRa, PRb. If the potential difference between the diodes Da and Db and the cathodes of the backflow prevention diodes Da and Db (that is, between the output terminals of the front-stage regulators PRa and PRb) is larger than a predetermined threshold, the output terminals are short-circuited. A bypass unit BP and main regulators REG1 and REG2 which are provided on the rear side of the bypass unit BP and generate the drive voltages VA and VB of the internal circuits A and B from the output voltages Va ′ and Vb ′ of the front-stage regulators PRa and PRb; , Comprising.

なお、前段レギュレータPRa、PRbは、その出力電圧Va’、Vb’が互いに同一(例えば9[V])となるように設計されている。   The pre-stage regulators PRa and PRb are designed so that their output voltages Va ′ and Vb ′ are the same (for example, 9 [V]).

また、バイパス部BPは、各逆流防止ダイオードDa、Dbのカソード相互間に亘って互いに逆向きに並列接続された一対のバイパスダイオード1、D2から成る構成とされている。より具体的に述べると、バイパスダイオードD1のアノード及びバイパスダイオードD2のカソードは、逆流防止ダイオードDaのカソードに接続されており、バイパスダイオードD1のカソード及びバイパスダイオードD2のアノードは、逆流防止ダイオードDbのカソードに接続されている。   The bypass section BP is configured by a pair of bypass diodes 1 and D2 connected in parallel in opposite directions across the cathodes of the backflow prevention diodes Da and Db. More specifically, the anode of the bypass diode D1 and the cathode of the bypass diode D2 are connected to the cathode of the backflow prevention diode Da, and the cathode of the bypass diode D1 and the anode of the bypass diode D2 are connected to the backflow prevention diode Db. Connected to the cathode.

上記構成から成るLNB10において、ポート13a、13b双方にレシーバ20a、20bが接続されている場合には、前段レギュレータPRa、PRbにおいて、互いに同一の出力電圧Va’、Vb’が生成されることになる。従って、出力電圧Va’、Vb’に過度のばらつきがない限り、バイパスダイオードD1、D2の両端間電圧は、その順方向降下電圧(シリコンダイオードでは約0.7[V])に満たない値となる。その結果、バイパス部BPは、非短絡状態(バイパスダイオードD1、D2に電流が流れない状態)となるので、ポート13aから主レギュレータREG1への電源経路、及び、ポート13bから主レギュレータREG2への電源経路が各々確立され、内部回路A、Bの消費電流IA、IBは、ポート13a、13bに接続されたレシーバ20a、20bからそれぞれ引き込まれることになる。   In the LNB 10 configured as described above, when the receivers 20a and 20b are connected to both the ports 13a and 13b, the same output voltages Va ′ and Vb ′ are generated in the pre-regulators PRa and PRb. . Therefore, unless the output voltages Va ′ and Vb ′ are excessively varied, the voltage across the bypass diodes D1 and D2 is less than the forward voltage drop (about 0.7 [V] for silicon diodes). Become. As a result, the bypass unit BP is in a non-shorted state (a state in which no current flows through the bypass diodes D1 and D2), so that the power supply path from the port 13a to the main regulator REG1 and the power supply from the port 13b to the main regulator REG2 The paths are established, and the consumption currents IA and IB of the internal circuits A and B are drawn from the receivers 20a and 20b connected to the ports 13a and 13b, respectively.

一方、ポート13aにのみレシーバ20aが接続されている場合には、前段レギュレータPRaでのみ出力電圧Va’が生成されることになり、バイパスダイオードD1の両端間電圧は、その順方向降下電圧よりも大きくなる。その結果、バイパス部BPは、短絡状態(バイパスダイオードD1に電流が流れる状態)となるので、ポート13aから主レギュレータREG1への電源経路と、同じくポート13aからバイパス部BPを介した主レギュレータREG2への電源経路が各々確立され、内部回路A、Bの消費電流IA、IBは、いずれもポート13aに接続されたレシーバ20aから引き込まれることになる。   On the other hand, when the receiver 20a is connected only to the port 13a, the output voltage Va ′ is generated only by the pre-stage regulator PRa, and the voltage across the bypass diode D1 is higher than the forward voltage drop. growing. As a result, the bypass unit BP is in a short-circuit state (a state in which current flows through the bypass diode D1), so that the power supply path from the port 13a to the main regulator REG1 and the port 13a to the main regulator REG2 via the bypass unit BP as well. Are respectively established, and current consumptions IA and IB of the internal circuits A and B are all drawn from the receiver 20a connected to the port 13a.

同様に、ポート13bにのみレシーバ20bが接続されている場合には、前段レギュレータPRbでのみ出力電圧Vb’が生成されることになり、バイパスダイオードD2の両端間電圧は、その順方向降下電圧よりも大きくなる。その結果、バイパス部BPは、短絡状態(バイパスダイオードD2に電流が流れる状態)となるので、ポート13bから主レギュレータREG2への電源経路と、同じくポート13bからバイパス部BPを介した主レギュレータREG1への電源経路が各々確立され、内部回路A、Bの消費電流IA、IBは、いずれもポート13bに接続されたレシーバ20bから引き込まれることになる。   Similarly, when the receiver 20b is connected only to the port 13b, the output voltage Vb ′ is generated only by the pre-stage regulator PRb, and the voltage across the bypass diode D2 is less than the forward drop voltage. Also grows. As a result, the bypass unit BP is in a short-circuited state (a state in which current flows through the bypass diode D2), so that the power supply path from the port 13b to the main regulator REG2 and also from the port 13b to the main regulator REG1 via the bypass unit BP. Are respectively established, and current consumptions IA and IB of the internal circuits A and B are all drawn from the receiver 20b connected to the port 13b.

このように、ポート13a、13bからの電力供給経路毎に前段レギュレータPRa、PRbを設けるとともに、各前段レギュレータPRa、PRbの出力端相互間における電位差が所定の閾値(本実施形態では、バイパスダイオードD1、D2の順方向降下電圧)よりも大きければその出力端相互間を短絡させるバイパス部BPを設け、その後段側に設けられた主レギュレータREG1、REG2を用いて、前段レギュレータPRa、PRbの出力電圧Va’、Vb’から内部回路A、Bの駆動電圧VA、VBを生成する構成とすることにより、平易な回路構成でありながら、レシーバ20a、20bの供給電圧Va、Vbが瞬時的に変動した場合であっても、各々から引き込む消費電流Ia、Ibに変動を生じることがないので、該電流変動に起因するノイズが発生することもなく、LNB10の誤動作や受信映像の乱れを回避することが可能となる。   As described above, the pre-stage regulators PRa and PRb are provided for each power supply path from the ports 13a and 13b, and the potential difference between the output terminals of the pre-stage regulators PRa and PRb is a predetermined threshold value (in the present embodiment, the bypass diode D1). , D2 forward voltage drop), a bypass unit BP that short-circuits the output terminals is provided, and main regulators REG1 and REG2 provided on the subsequent stage side are used to output the output voltages of the preceding regulators PRa and PRb. By adopting a configuration in which the drive voltages VA and VB of the internal circuits A and B are generated from Va ′ and Vb ′, the supply voltages Va and Vb of the receivers 20a and 20b fluctuate instantaneously while having a simple circuit configuration. Even in this case, the consumption currents Ia and Ib drawn from each of the currents do not fluctuate. It without the noise caused by the movement occurs, it is possible to avoid disturbance of the malfunction and received video of LNB 10.

また、本実施形態のLNB10は、バイパス部BPの短絡/非短絡のみに応じて内部回路A、Bの消費電流Ia、Ibを分配する構成とされているため、ポート13a、13b双方にレシーバ20a、20bが接続されている状態では、前段レギュレータPRa、PRbの出力電圧Va’、Vb’が少々ばらついても、各レシーバ20a、20bから引き込まれる電流値に差違が生じることはなく、レシーバ20a、20bから常に一定の電流を消費し続けることが可能となる。すなわち、本実施形態のLNB10であれば、入力電圧ばらつきや部品ばらつきを考慮することなく、レシーバ20a、20bからの消費電流量を事前に算出しておくことも可能となる。   In addition, since the LNB 10 of the present embodiment is configured to distribute the consumption currents Ia and Ib of the internal circuits A and B only according to the short circuit / non-short circuit of the bypass unit BP, the receiver 20a is provided to both the ports 13a and 13b. , 20b are connected, even if the output voltages Va ′, Vb ′ of the pre-stage regulators PRa, PRb vary slightly, the current values drawn from the receivers 20a, 20b do not differ, and the receivers 20a, 20b, It becomes possible to always consume a constant current from 20b. That is, with the LNB 10 of the present embodiment, it is possible to calculate the current consumption from the receivers 20a and 20b in advance without considering the input voltage variation and component variation.

また、上記したように、本実施形態のバイパス部BPは、各前段レギュレータPR1、PR2の出力端相互間に亘って互いに逆向きに並列接続された一対のバイパスダイオードD1、D2から成る構成とされている。このような構成とすることにより、バイパス部BPを極めて平易に実現することができる上、レシーバ20a、20bのオン/オフや受信チャンネルの切換えによって生じる瞬時の電圧変動にも十分追随することが可能となる。   Further, as described above, the bypass unit BP of the present embodiment includes a pair of bypass diodes D1 and D2 that are connected in parallel in opposite directions across the output ends of the front-stage regulators PR1 and PR2. ing. By adopting such a configuration, the bypass unit BP can be realized extremely easily, and can sufficiently follow instantaneous voltage fluctuations caused by turning on / off the receivers 20a and 20b and switching the reception channel. It becomes.

なお、上記の第1実施形態では、バイパス部BPの回路構成として、各バイパス経路毎にバイパスダイオードD1、D2を1つずつ有し、それらを互いに逆向きに並列接続して成る場合を例に挙げて説明を行ったが、本発明の構成はこれに限定されるものではなく、単一のバイパスダイオードではなく、複数のバイパスダイオードを直列接続して成るダイオード列を一対用意し、それらを互いに並列接続した構成としても構わない。   In the first embodiment, as an example, the circuit configuration of the bypass unit BP includes one bypass diode D1 and D2 for each bypass path, and they are connected in parallel in opposite directions. Although described above, the configuration of the present invention is not limited to this, and a pair of diode arrays in which a plurality of bypass diodes are connected in series is prepared instead of a single bypass diode, and they are connected to each other. A configuration in which they are connected in parallel is also acceptable.

具体的な構成例としては、図2の第2実施形態で示すように、バイパスダイオードD11、D12を直列接続して成る第1のダイオード列と、バイパスダイオードD21、22を直列接続して成る第2のダイオード列を用意し、各前段レギュレータPR1、PR2の出力端相互間に亘って、それらを互いに逆向きに並列接続して成る構成とすればよい。   As a specific configuration example, as shown in the second embodiment of FIG. 2, a first diode array formed by connecting bypass diodes D11 and D12 in series and a bypass diode D21 and 22 connected in series are provided. Two diode arrays may be prepared, and the output terminals of the front-stage regulators PR1 and PR2 may be connected in parallel in opposite directions across the output ends.

このような構成とすることにより、先述の第1実施形態に比べて、各前段レギュレータPRa、PRbの出力端相互間を短絡させる閾値を高めることができるので、前段レギュレータPRa、PRbの出力電圧Va’、Vb’が少々ばらついても、バイパス部BPの誤動作を回避することが可能となる。   By adopting such a configuration, the threshold value for short-circuiting between the output terminals of the front-stage regulators PRa and PRb can be increased as compared with the first embodiment described above. Therefore, the output voltage Va of the front-stage regulators PRa and PRb can be increased. Even if “, Vb” slightly varies, it is possible to avoid the malfunction of the bypass unit BP.

すなわち、各バイパス経路毎に1石のバイパスダイオードを設けた第1実施形態では、その両端間電圧がバイパスダイオード1石分の順方向降下電圧(約0.7[V])を超えた時点でバイパス経路が短絡状態となるが、各バイパス経路毎に2石ずつバイパスダイオードを設けた第2実施形態では、そのダイオード列の両端間電位がバイパスダイオード2石分の順方向降下電圧(約1.4[V])を超えない限り、バイパス経路が短絡状態となることはない。従って、例えば、前段レギュレータRPa、RPbの出力電圧Va’、Vb’に1[V]の差違が生じた場合、第1実施形態では、バイパス部BPが誤動作によって短絡状態となるが、第2実施形態であれば、そのような誤動作は生じず、より安定した電流制御を行うことが可能となる。   That is, in the first embodiment in which one bypass diode is provided for each bypass path, when the voltage between both ends exceeds the forward drop voltage (about 0.7 [V]) of one bypass diode. Although the bypass path is short-circuited, in the second embodiment in which two bypass diodes are provided for each bypass path, the potential across the diode array has a forward drop voltage (about 1.. As long as 4 [V]) is not exceeded, the bypass path is not short-circuited. Therefore, for example, when a difference of 1 [V] occurs in the output voltages Va ′ and Vb ′ of the upstream regulators RPa and RPb, in the first embodiment, the bypass unit BP is short-circuited due to malfunction, but the second implementation If it is a form, such a malfunction does not arise and it becomes possible to perform more stable current control.

なお、上記の第2実施形態では、各バイパス経路毎に2石ずつバイパスダイオードを設けた構成を例に挙げて説明を行ったが、本発明の構成はこれに限定されるものではなく、前段レギュレータPRa、PRbの出力電圧Va’、Vb’からバイパス部BPでの電圧降下分を考慮してもなお、主レギュレータREG1、REG2において出力電圧VA、VBを生成可能な範囲内において、適宜バイパスダイオードを3石以上としても構わない。   In the second embodiment, the description has been given by taking as an example a configuration in which two bypass diodes are provided for each bypass path. However, the configuration of the present invention is not limited to this, and the previous stage Even if the voltage drop at the bypass unit BP is taken into account from the output voltages Va ′ and Vb ′ of the regulators PRa and PRb, the bypass diode is appropriately used within the range in which the main regulators REG1 and REG2 can generate the output voltages VA and VB. Can be 3 stones or more.

また、上記の第1、第2実施形態では、説明を容易とするために、LNB10に接続されるレシーバ数を2台とし、LNB10の内部回路を2つに切り分けた場合を例に挙げて説明を行ったが、本発明の構成はこれに限定されるものではなく、接続されるレシーバ数も内部回路の切り分け数も任意に設定することが可能である。   In the first and second embodiments described above, for ease of explanation, the number of receivers connected to the LNB 10 is two, and the internal circuit of the LNB 10 is divided into two as an example. However, the configuration of the present invention is not limited to this, and it is possible to arbitrarily set the number of connected receivers and the number of divided internal circuits.

また、本発明の構成は、上記実施形態のほか、発明の主旨を逸脱しない範囲で種々の変更を加えることが可能である。   The configuration of the present invention can be variously modified within the scope of the present invention in addition to the above embodiment.

また、上記の実施形態では、衛星放送受信システムを構成するLNBに本発明を適用した場合を例示して説明を行ったが、本発明の適用対象はこれに限定されるものではなく、レシーバが複数接続される受信装置全般に広く適用することが可能である。   In the above embodiment, the case where the present invention is applied to the LNB configuring the satellite broadcast receiving system has been described as an example. However, the application target of the present invention is not limited to this, and the receiver is not limited to this. The present invention can be widely applied to a plurality of receiving apparatuses connected in general.

本発明は、衛星放送受信システムを構成するLNB等に好適であり、装置の誤動作や受信映像の乱れを防止する手段として非常に有用な技術である。   The present invention is suitable for an LNB or the like constituting a satellite broadcast receiving system, and is a very useful technique as a means for preventing malfunction of the apparatus and disturbance of received video.

は、本発明に係るLNBの第1実施形態を示すブロック図である。These are block diagrams which show 1st Embodiment of LNB which concerns on this invention. は、本発明に係るLNBの第2実施形態を示すブロック図である。These are block diagrams which show 2nd Embodiment of LNB which concerns on this invention. は、LNBの一従来例を示すブロック図である。These are block diagrams which show a prior art example of LNB. は、LNBの別の従来例を示すブロック図である。These are block diagrams which show another prior art example of LNB.

符号の説明Explanation of symbols

10 LNB
11 受信回路
12 電源回路
PRa、PRb 前段レギュレータ
Da、Db 逆流防止ダイオード
BP バイパス部
D1、D2 バイパスダイオード
(D11、D12)、(D21、D22) バイパスダイオード列
REG1、REG2 主レギュレータ
A、B 内部回路
13a、13b ポート
20a、20b レシーバ
10 LNB
11 Receiver circuit 12 Power supply circuit PRa, PRb Pre-stage regulator Da, Db Backflow prevention diode BP Bypass unit D1, D2 Bypass diode (D11, D12), (D21, D22) Bypass diode string REG1, REG2 Main regulator A, B Internal circuit 13a , 13b Port 20a, 20b Receiver

Claims (1)

レシーバが各々着脱される複数の外部端子と、各々電源経路を異にする複数の内部回路と、前記レシーバから電力供給を受けて前記内部回路の駆動電圧を生成する電源回路と、を有して成る受信装置であって、
前記電源回路は、前記外部端子からの電力供給経路毎に設けられた前段レギュレータと、各前段レギュレータの出力端相互間における電位差が所定の閾値よりも大きければその出力端相互間を短絡させるバイパス部と、前記バイパス部よりも後段側に設けられて前記前段レギュレータの出力電圧から前記内部回路の駆動電圧を生成する主レギュレータと、を有し、
前記バイパス部は、各前段レギュレータの出力端相互間に亘って互いに逆向きに並列接続された一対のダイオード若しくはダイオード列から成る
ことを特徴とする受信装置。
A plurality of external terminals to which each receiver is attached and detached, a plurality of internal circuits each having a different power supply path, and a power supply circuit that receives power supply from the receiver and generates a drive voltage for the internal circuit. A receiving device comprising:
The power supply circuit includes a bypass unit that short-circuits between the output terminals of the front-stage regulator provided for each power supply path from the external terminal and the output terminals of each front-stage regulator if the potential difference between the output terminals is larger than a predetermined threshold value. If, have a, a main regulator for generating a driving voltage of the internal circuit from the output voltage of the previous stage regulator disposed downstream side of the bypass section,
The receiving apparatus according to claim 1, wherein the bypass unit includes a pair of diodes or diode arrays connected in parallel in opposite directions across the output terminals of the respective front-stage regulators .
JP2004262032A 2004-09-09 2004-09-09 Receiver Expired - Fee Related JP4368277B2 (en)

Priority Applications (3)

Application Number Priority Date Filing Date Title
JP2004262032A JP4368277B2 (en) 2004-09-09 2004-09-09 Receiver
CNB2005100923205A CN100399709C (en) 2004-09-09 2005-08-26 Receiver apparatus and satellite broadcast reception system therewith
US11/220,616 US7499671B2 (en) 2004-09-09 2005-09-08 Receiver apparatus and satellite broadcast reception system therewith

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2004262032A JP4368277B2 (en) 2004-09-09 2004-09-09 Receiver

Publications (2)

Publication Number Publication Date
JP2006080829A JP2006080829A (en) 2006-03-23
JP4368277B2 true JP4368277B2 (en) 2009-11-18

Family

ID=35996865

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2004262032A Expired - Fee Related JP4368277B2 (en) 2004-09-09 2004-09-09 Receiver

Country Status (3)

Country Link
US (1) US7499671B2 (en)
JP (1) JP4368277B2 (en)
CN (1) CN100399709C (en)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8515342B2 (en) * 2005-10-12 2013-08-20 The Directv Group, Inc. Dynamic current sharing in KA/KU LNB design
TWM456046U (en) * 2012-12-19 2013-06-21 Wistron Neweb Corp Circuit board structure and low noise block down-converter

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2788560B2 (en) * 1991-07-10 1998-08-20 富士通株式会社 Receiving satellite switching device
US6031878A (en) * 1997-02-28 2000-02-29 Maxim Integrated Products, Inc. Direct-conversion tuner integrated circuit for direct broadcast satellite television
JP3600765B2 (en) * 1999-10-29 2004-12-15 シャープ株式会社 Receiver
US7207054B1 (en) * 1999-11-17 2007-04-17 Allegro Microsystems, Inc. Low noise block supply and control voltage regulator
GB0030965D0 (en) * 2000-12-19 2001-01-31 Nokia Oy Ab Improvements relating to satellite reception`
JP4100872B2 (en) 2001-01-18 2008-06-11 シャープ株式会社 Receiver
JP4363938B2 (en) 2003-09-26 2009-11-11 シャープ株式会社 Receiver

Also Published As

Publication number Publication date
CN100399709C (en) 2008-07-02
US7499671B2 (en) 2009-03-03
CN1747337A (en) 2006-03-15
US20060052053A1 (en) 2006-03-09
JP2006080829A (en) 2006-03-23

Similar Documents

Publication Publication Date Title
US7190299B2 (en) Current control method and application thereof
US8081777B2 (en) Volume-based adaptive biasing
US8378651B2 (en) LDO with distributed output device
TWI514749B (en) Downconverter, downconverter ic, and method for controlling the downconverter
JP2010016794A (en) Power amplifying apparatus
JP4368277B2 (en) Receiver
US7508236B2 (en) Line driver device
JP2006042136A (en) Terminating circuit, semiconductor device, and electronic apparatus
US20180074534A1 (en) Voltage dropping apparatus, voltage switching apparatus, and internal voltage supply apparatus using the same
US10418848B2 (en) Redundancy power supply system and power-switching control thereof
US10454479B2 (en) Inverter with balanced voltages across internal transistors
US7352245B2 (en) Auto-range current mirror circuit
JP4549650B2 (en) Small amplitude differential interface circuit
US20070296274A1 (en) Power regulator
US8583950B2 (en) Power supply circuit for a CPU
JP3621252B2 (en) Receiver circuit
JP5679261B2 (en) High frequency switching circuit
JP4363938B2 (en) Receiver
JP3986976B2 (en) Down converter for satellite broadcasting reception
JP7368148B2 (en) Power supply circuit and wireless communication equipment
JP2004080564A (en) Amplifier, wireless apparatus, and signal amplifying method
EP1530310B1 (en) Separation adjusting circuit
US9882551B2 (en) Frequency multiplier
JP2006254109A (en) Receiving device, and its control method
KR100852582B1 (en) Antenna signal conversion device

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20060912

RD01 Notification of change of attorney

Free format text: JAPANESE INTERMEDIATE CODE: A7421

Effective date: 20070928

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20090521

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20090526

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20090727

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20090825

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20090825

R150 Certificate of patent or registration of utility model

Ref document number: 4368277

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120904

Year of fee payment: 3

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130904

Year of fee payment: 4

S531 Written request for registration of change of domicile

Free format text: JAPANESE INTERMEDIATE CODE: R313531

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

RD03 Notification of appointment of power of attorney

Free format text: JAPANESE INTERMEDIATE CODE: R3D03

LAPS Cancellation because of no payment of annual fees