JP4026090B2 - Bonding jig - Google Patents

Bonding jig Download PDF

Info

Publication number
JP4026090B2
JP4026090B2 JP18254897A JP18254897A JP4026090B2 JP 4026090 B2 JP4026090 B2 JP 4026090B2 JP 18254897 A JP18254897 A JP 18254897A JP 18254897 A JP18254897 A JP 18254897A JP 4026090 B2 JP4026090 B2 JP 4026090B2
Authority
JP
Japan
Prior art keywords
bonding
jig
hole
jigs
bonded
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP18254897A
Other languages
Japanese (ja)
Other versions
JPH1126334A (en
Inventor
真一 冨田
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sumco Corp
Original Assignee
Sumco Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sumco Corp filed Critical Sumco Corp
Priority to JP18254897A priority Critical patent/JP4026090B2/en
Publication of JPH1126334A publication Critical patent/JPH1126334A/en
Application granted granted Critical
Publication of JP4026090B2 publication Critical patent/JP4026090B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Landscapes

  • Container, Conveyance, Adherence, Positioning, Of Wafer (AREA)
  • Adhesives Or Adhesive Processes (AREA)

Description

【0001】
【発明の属する技術分野】
本発明は、シリコンウエーハ等のウエーハ同士を直接接着させて形成される接着基板の製造に用いられる接着治具に関する。
【0002】
【従来の技術】
従来において、例えば、シリコンウエーハ等の2枚の半導体ウエーハを貼り合わせて接着して用いられる接着基板が知られている。
【0003】
従来の接着方法は、図6(a)〜(b)に示す工程で行われる。
【0004】
すなわち、図6に示すように、平面形状に形成された一対の真空チャック21,22を用いて接着半導体基板25が作製される。
【0005】
まず、図6(a)に示すように、他方の半導体ウエーハ24を他方の真空チャック22の平坦な上面に設置しておき、一方の半導体ウエーハ23は、下面が平面状の一方の真空チャック21にを吸着させて、半導体ウエーハ23の鏡面が真空チャック21のウエーハ吸着面に沿って平面状となるようにする。
【0006】
次に、図6(b)に示すように、一方の真空チャック21を下方に移動し、一方の半導体ウエーハ23を、他方の真空チャック22上の半導体ウエーハ24に接触させる。
【0007】
そして、一方の真空チャック21の真空度を弱めることにより、図6(b)に示すように、双方の半導体ウエーハ23,24が互いに接着され、このようにして接着半導体基板25が製作される。
【0008】
【発明が解決しようとする課題】
ところが、前述した方法では、接着治具の平坦度の精度や、接着する半導体ウエーハの厚みの精度を良くしないと、鏡面同士を重ね合せた場合に接着開始点が面内で多数発生してしまい、気泡X混入の原因となっていた。(図6(c)参照。)そこで、本発明は、接着により半導体基板等を形成する際に接着界面への気泡の混入を確実に防止でき、貼り合わせ方法が簡易である接着基板の製造に用いられる接着治具を提供することを目的とする。
【0009】
【課題を解決するための手段】
本願第1請求項に記載した発明は、2枚のウエーハの鏡面同士を、清浄な条件下で直接接着させて接着基板を形成する際に用いられる一対の接着治具であって、前記一対の接着治具の一方又は双方に加圧治具挿入用の通孔が形成され、一方の前記接着治具には基板ずれ防止用の柱が形成され、他方の前記接着治具には前記柱を嵌合する貫通していない孔が 形成され、前記柱の高さ又は前記貫通していない孔の深さによって接着治具同士の離間距離を設定することを特徴とする接着治具である。
【0010】
本発明は、鏡面同士が向き合っている2枚のウエーハの双方またはどちらか一方を加圧して、前記加圧点を接着開始点として順次接着していくため、従来のように複数の接着点を生じることなく接着することができ、気泡の混入を防止することができる。
しかも、接着治具に加圧治具挿入用の通孔が形成されていると、前記通孔から加圧治具を挿入して、接着治具に吸引保持されているウエーハを押圧することにより、対向するウエーハの鏡面に前記押圧したウエーハの鏡面を加圧接着することができ、前記加圧点を接着開始点として接着することができるため、接着の操作が容易となる。
【0011】
また、ウエーハを保持する接着治具に、基板ずれ防止用の柱が形成され、さらに、前記柱の高さ、又は前記柱を嵌合する孔の深さによって、ウエーハを適当な離間距離で保持することができ、2枚のウエーハの一点を加圧接着することにより、スムーズに前記2枚のウエーハの鏡面同士を接着することが可能となる。
本発明は、シリコンウエーハ等の半導体基板の接着に用いられるほか、合成石英基板や、サファイヤ基板の接着にも適応できる。
【0012】
【発明の実施の形態】
以下、本発明を図面に基づいて詳細に説明する。
【0013】
図1(a),(b)は本発明の参考例に係る接着治具の正面図、図2は前記接着治具の平面図を示す。
【0014】
参考例において、接着治具1,2の双方の吸着面は、平面形状に形成されている。そして、前記接着治具1,2のどちらか一方に加圧治具挿入用の通孔3が形成されている。本例においては、接着治具1に前記通孔3が形成されている。接着治具1,2の接着面には図示を省略した複数の溝が形成されており、前記複数の溝は、吸入通路を通じて吸入口に連通されており、前記吸入口は真空ポンプに接続されて、吸着面に保持される半導体ウエーハを吸引するように構成されている。
【0015】
前記接着治具1,2に半導体ウエーハ4,4が鏡面同士が向かい合うように所定の距離に離間されて吸引保持されている。例えば、1mm程度の距離で離間されている。また、半導体ウエーハ4,4には、酸化膜が形成されていてもよい。
【0016】
そして、前記接着治具1の通孔3から先端が突出した加圧治具5を挿入し、前記加圧治具5によって接着治具1に保持された半導体ウエーハ4を裏面から押圧して、一方の半導体ウエーハ4の鏡面の一点を他方の半導体ウエーハ4の鏡面に接着させる。
【0017】
このとき、図1(b)に示すように、接着治具1,2の吸引を大気に解放すると、それまで接着治具1,2に吸引保持されていた半導体ウエーハ4,4が接着治具1,2から離れ、前記加圧治具5によって加圧された加圧点を接着開始点として瞬時に半導体ウエーハ4,4の鏡面同士が接着して接着半導体基板6が製造される。
【0018】
このように、本発明の参考例の方法によれば、加圧点を接着開始点として順次周方向に接着していくので、従来のように複数の接着開始点が生じるために発生する気泡の混入を防止することができる。また、半導体ウエーハを加圧接着した時点で、接着治具の吸引を大気に解放して、半導体ウエーハの鏡面同士を瞬時に接着させることが可能となる。
【0019】
図3は、本発明の参考例に係る他の接着治具の具体例を示す正面図である。図3に示すように、本参考例の接着治具7,9は、双方に加圧治具5を挿入するための通孔8,10が設けられている。2枚の半導体ウエーハ4,4は、接着治具7,9に吸引保持され、加圧治具5,5によって双方の半導体ウエーハ4,4が押圧されて鏡面同士の一点が接着し、前記加圧点を接着開始点として、円周方向に順次接着して接着半導体基板が製造される。この場合も前述と同様に、加圧接着した時点で、接着治具7,9の吸引を大気に解放するので、半導体ウエーハ4,4は前記加圧点を接着開始点として瞬時に接着され接着半導体基板が製造される。
【0020】
図4(a),(b)は、本発明の参考例に係る接着治具の他の具体例を示す図である。
【0021】
図4(a)は本発明の参考例に係る接着治具の側面図を示し、図4(b)は前記図4(a)に示す接着治具の平面図を示す。
【0022】
図4(a),(b)に示すように、一対の接着治具11,14は、どちらか一方(本例においては、接着治具11)に加圧治具5挿入用の通孔12が形成されている。また、一方の接着治具14には、基板ずれ防止用の柱15が対向する接着治具11方向に突出するように形成されている。本例においては、4本の柱が形成され、そのうち1本の柱15aは、半導体ウエーハのオリエンテーションフラット部位に適合するように平面長方形状に形成されている。また、その他の柱15b,15bは円柱状に形成されている。また、他方の接着治具11には、前記基板ずれ防止用の柱15a,15bが嵌合する平面長方形状の通孔13a及び平面円形状の通孔13bが形成されている。
【0023】
このように、一対の接着治具のどちらか一方に基板ずれ防止用の柱が形成されていると、前記柱間に半導体ウエーハを保持することにより、半導体ウエーハの位置決めが容易となり、また、半導体ウエーハの動きを制限してウエーハのずれを防止することが可能となる。
【0024】
次に、図5を参照して本発明の実施例に係る接着治具を説明する。
図5に示すように、一方の接着治具19に形成される基板ずれ防止用の柱20を所定高さとし、また、他方の接着治具16に形成される前記柱20が嵌合する孔18を所定深さに形成すると、接着治具16,19間を所定の幅に離間することができ、半導体ウエーハ4,4同士を所定距離離間して保持することができる。また、前記接着治具16には、前述と同様に加圧治具5挿入用の通孔17が形成されている。
【0025】
このように、前記基板ずれ防止用の柱20及び前記柱20が嵌合する孔18の深さにより、半導体ウエーハの大きさ等に合せて半導体ウエーハ4,4を適当な距離で離間して保持することが可能となり、一点を加圧して接着後、前記加圧点を接着開始点として、鏡面同士をスムーズに接着することが可能となる。
【0026】
本例においては、半導体ウエーハ同士の接着を例に挙げて説明したが、片方のウエーハは合成基板やサファイヤ基板であっても良い。
【0027】
また、本例では、オリエンテーションフラットの半導体ウエーハを接着する接着方法及び接着治具を例に挙げたが、その他のウエーハにおいても、ウエーハの形状に合せてずれ防止用の柱の本数、形状、大きさ等を変えることにより、任意に対応することができる。
【0028】
また、本例においては、円盤状の接着治具を例に挙げて説明したが、接着治具の形状は、半導体ウエーハの形状に合せて任意に選択することができ、例えば、ロボットの真空吸着アームに本例のような、加圧治具挿入用の通孔を設けることや、ずれ防止用の柱及び前記柱嵌合用の孔を設けることも可能である。
【0029】
【発明の効果】
以上説明したように、本発明によれば、ウエーハを接着する際に、双方またはどちらか一方のウエーハの任意の一点を加圧して、前記加圧接着点を接着開始点として周辺部位を順次接着していくので、従来のように複数の接着開始点が存在することにより生じていた気泡の混入を防止することができる。
【0030】
また、本発明の接着治具は、2枚のウエーハの鏡面同士を清浄な条件下で直接接着させて接着基板を形成する際に用いられる一対の接着治具であって、前記一対の接着治具の一方又は双方に加圧治具挿入用の通孔が形成されているので、前記通孔から加圧治具を挿入して、接着治具に保持されているウエーハを押圧することにより、対向するウエーハの鏡面に前記押圧したウエーハの鏡面を加圧接着することができ、前記加圧点を接着開始点として接着することができるため、接着の操作が容易となる。
【図面の簡単な説明】
【図1】 本発明の参考例に係る接着治具を示す正面図である。
【図2】 図1に係る接着治具を示す平面図である。
【図3】 本発明の参考例に係る接着治具の他の具体例を示す正面図である。
【図4】 本発明の参考例に係る接着治具の他の具体例を示し、(a)は正面図、(b)は平面図である。
【図5】 本発明に係る接着治具の具体例を示す正面図である。
【図6】 (a)〜(c)は従来の接着基板の製造方法を示す正面図である。
【符号の説明】
1 接着治具
2 接着治具
3 通孔
4 半導体ウエーハ
5 加圧治具
6 接着半導体基板
7 接着治具
8 通孔
9 接着治具
10 通孔
11 接着治具
12 通孔
13 通孔
14 接着治具
15 柱
16 接着治具
17 通孔
18 孔
19 接着治具
20 柱
21 真空チャック
22 真空チャック
23 半導体ウエーハ
24 半導体ウエーハ
25 接着半導体基板
X 気泡
[0001]
BACKGROUND OF THE INVENTION
The present invention relates to an adhesive jig used for manufacturing an adhesive substrate formed by directly bonding wafers such as silicon wafers.
[0002]
[Prior art]
2. Description of the Related Art Conventionally, for example, an adhesive substrate that is used by bonding and bonding two semiconductor wafers such as silicon wafers is known.
[0003]
The conventional bonding method is performed in the steps shown in FIGS.
[0004]
That is, as shown in FIG. 6, the bonded semiconductor substrate 25 is manufactured using a pair of vacuum chucks 21 and 22 formed in a planar shape.
[0005]
First, as shown in FIG. 6A, the other semiconductor wafer 24 is placed on the flat upper surface of the other vacuum chuck 22, and one semiconductor wafer 23 has one lower surface of the vacuum chuck 21 having a flat surface. , So that the mirror surface of the semiconductor wafer 23 becomes planar along the wafer adsorption surface of the vacuum chuck 21.
[0006]
Next, as shown in FIG. 6B, one vacuum chuck 21 is moved downward, and one semiconductor wafer 23 is brought into contact with a semiconductor wafer 24 on the other vacuum chuck 22.
[0007]
Then, by reducing the degree of vacuum of one of the vacuum chucks 21, as shown in FIG. 6B, both semiconductor wafers 23 and 24 are bonded to each other, and thus the bonded semiconductor substrate 25 is manufactured.
[0008]
[Problems to be solved by the invention]
However, in the above-described method, if the accuracy of the flatness of the bonding jig and the thickness of the semiconductor wafer to be bonded are not improved, a large number of bonding start points occur in the plane when the mirror surfaces are overlapped. , It was the cause of the bubble X contamination. (See FIG. 6C.) Therefore, the present invention can reliably prevent bubbles from entering the bonding interface when forming a semiconductor substrate or the like by bonding, and can produce a bonding substrate with a simple bonding method. An object is to provide a bonding jig to be used .
[0009]
[Means for Solving the Problems]
The invention described in claim 1 of the present application is a pair of bonding jigs used when forming a bonded substrate by directly bonding the mirror surfaces of two wafers under clean conditions, A through hole for inserting a pressure jig is formed in one or both of the bonding jigs , one of the bonding jigs is provided with a column for preventing substrate displacement, and the other bonding jig is provided with the column. A non-penetrating hole to be fitted is formed, and the distance between the bonding jigs is set according to the height of the column or the depth of the non-penetrating hole .
[0010]
The present invention pressurizes both or either of the two wafers that are facing specular to each other, since the sequentially adhering the pressure point as an adhesion start point, a conventional multiple bonding points as It can adhere | attach without producing and can prevent mixing of a bubble.
In addition, when a pressure jig insertion hole is formed in the bonding jig, the pressure jig is inserted through the hole and the wafer sucked and held by the bonding jig is pressed. The mirror surface of the pressed wafer can be pressure bonded to the mirror surface of the opposite wafer, and the pressure point can be bonded as the bonding start point, facilitating the bonding operation.
[0011]
Further, a pillar for preventing substrate displacement is formed on the bonding jig for holding the wafer, and the wafer is held at an appropriate separation distance depending on the height of the pillar or the depth of the hole for fitting the pillar. It is possible to smoothly bond the mirror surfaces of the two wafers by pressure-bonding one point of the two wafers.
The present invention is applicable not only to bonding a semiconductor substrate such as a silicon wafer but also to bonding a synthetic quartz substrate or a sapphire substrate.
[0012]
DETAILED DESCRIPTION OF THE INVENTION
Hereinafter, the present invention will be described in detail with reference to the drawings.
[0013]
1A and 1B are front views of a bonding jig according to a reference example of the present invention, and FIG. 2 is a plan view of the bonding jig.
[0014]
In this reference example, both suction surfaces of the bonding jigs 1 and 2 are formed in a planar shape. A through hole 3 for inserting a pressure jig is formed in either one of the bonding jigs 1 and 2. In this example, the through hole 3 is formed in the bonding jig 1. A plurality of grooves (not shown) are formed on the bonding surfaces of the bonding jigs 1 and 2, and the plurality of grooves communicate with the suction port through a suction passage, and the suction port is connected to a vacuum pump. The semiconductor wafer held on the suction surface is sucked.
[0015]
The semiconductor wafers 4 and 4 are sucked and held by the bonding jigs 1 and 2 at a predetermined distance so that the mirror surfaces face each other. For example, they are separated by a distance of about 1 mm. In addition, an oxide film may be formed on the semiconductor wafers 4 and 4.
[0016]
Then, a pressure jig 5 having a tip protruding from the through hole 3 of the bonding jig 1 is inserted, and the semiconductor wafer 4 held by the bonding jig 1 is pressed from the back surface by the pressure jig 5. One point of the mirror surface of one semiconductor wafer 4 is bonded to the mirror surface of the other semiconductor wafer 4.
[0017]
At this time, as shown in FIG. 1 (b), when the suction of the bonding jigs 1 and 2 is released to the atmosphere, the semiconductor wafers 4 and 4 held by the bonding jigs 1 and 2 until then are replaced with the bonding jigs. The mirror surfaces of the semiconductor wafers 4 and 4 are instantaneously bonded to each other with the pressing point pressed by the pressing jig 5 as a bonding start point, and the bonded semiconductor substrate 6 is manufactured.
[0018]
As described above, according to the method of the reference example of the present invention , since the pressure points are sequentially bonded in the circumferential direction as the bonding start point, a plurality of bonding start points are generated as in the conventional case. Mixing can be prevented. Further, when the semiconductor wafer is pressure-bonded, the suction of the bonding jig is released to the atmosphere, and the mirror surfaces of the semiconductor wafer can be bonded instantaneously.
[0019]
FIG. 3 is a front view showing a specific example of another bonding jig according to a reference example of the present invention . As shown in FIG. 3, the bonding jigs 7 and 9 of the present reference example are provided with through holes 8 and 10 for inserting the pressing jig 5 on both sides. The two semiconductor wafers 4, 4 are sucked and held by the bonding jigs 7, 9, and both semiconductor wafers 4, 4 are pressed by the pressing jigs 5, 5, and one point on the mirror surface is bonded to each other. An adhesive semiconductor substrate is manufactured by sequentially adhering in the circumferential direction using the pressure point as an adhesion start point. In this case as well, as described above, the suction of the bonding jigs 7 and 9 is released to the atmosphere when pressure bonding is performed, so that the semiconductor wafers 4 and 4 are bonded and bonded instantaneously with the pressure point as the bonding start point. A semiconductor substrate is manufactured.
[0020]
4A and 4B are diagrams showing another specific example of the bonding jig according to the reference example of the present invention.
[0021]
4A shows a side view of the bonding jig according to the reference example of the present invention , and FIG. 4B shows a plan view of the bonding jig shown in FIG. 4A.
[0022]
As shown in FIGS. 4 (a) and 4 (b), the pair of bonding jigs 11 and 14 has a through hole 12 for inserting the pressure jig 5 into one of them (the bonding jig 11 in this example). Is formed. Further, one bonding jig 14 is formed so that a substrate misalignment prevention column 15 protrudes toward the facing bonding jig 11. In this example, four pillars are formed, and one of the pillars 15a is formed in a planar rectangular shape so as to fit the orientation flat portion of the semiconductor wafer. The other columns 15b and 15b are formed in a columnar shape. Further, the other bonding jig 11 is formed with a planar rectangular through hole 13a and a planar circular through hole 13b into which the pillars 15a and 15b for preventing substrate displacement are fitted.
[0023]
As described above, when a substrate misalignment prevention column is formed on one of the pair of bonding jigs, the semiconductor wafer can be easily positioned by holding the semiconductor wafer between the columns. The wafer movement can be prevented by limiting the movement of the wafer.
[0024]
Next, an adhesive jig according to an embodiment of the present invention will be described with reference to FIG .
As shown in FIG. 5, the substrate misalignment prevention column 20 formed in one bonding jig 19 is set to a predetermined height, and the hole 18 in which the column 20 formed in the other bonding jig 16 is fitted. Is formed at a predetermined depth, the bonding jigs 16 and 19 can be separated by a predetermined width, and the semiconductor wafers 4 and 4 can be held at a predetermined distance. The bonding jig 16 is formed with a through hole 17 for inserting the pressure jig 5 as described above.
[0025]
As described above, the semiconductor wafers 4 and 4 are held at an appropriate distance according to the size of the semiconductor wafer and the like depending on the depth of the pillar 20 for preventing the substrate displacement and the hole 18 into which the pillar 20 is fitted. It becomes possible to press and bond one point, and then the mirror surfaces can be smoothly bonded using the pressing point as the bonding start point.
[0026]
In this example, the bonding between semiconductor wafers has been described as an example. However, one of the wafers may be a synthetic substrate or a sapphire substrate.
[0027]
In this example, the bonding method and bonding jig for bonding an orientation flat semiconductor wafer are given as examples. However, the number, shape, and size of pillars for preventing misalignment in accordance with the wafer shape also in other wafers. It is possible to respond arbitrarily by changing the size.
[0028]
In this example, the disk-shaped bonding jig has been described as an example, but the shape of the bonding jig can be arbitrarily selected according to the shape of the semiconductor wafer, for example, vacuum suction of a robot. It is also possible to provide the arm with a through hole for inserting a pressurizing jig as in this example, or to provide a column for preventing slippage and a hole for fitting the column.
[0029]
【The invention's effect】
As described above, according to the present invention, when bonding a wafer, any one point of both or one of the wafers is pressurized, and peripheral parts are sequentially bonded using the pressure bonding point as a bonding start point. Therefore, it is possible to prevent air bubbles from being mixed due to the presence of a plurality of adhesion start points as in the prior art.
[0030]
The bonding jig of the present invention is a pair of bonding jigs used when forming the bonded substrate by directly bonding the mirror surfaces of two wafers under a clean condition. Since a through hole for inserting a pressure jig is formed in one or both of the tools, by inserting the pressure jig from the through hole and pressing the wafer held by the bonding jig, The mirror surface of the pressed wafer can be pressure bonded to the mirror surface of the opposite wafer, and the pressure point can be bonded as the bonding start point, facilitating the bonding operation.
[Brief description of the drawings]
1 is a front view showing a bonding jig according to a reference example of the present invention.
FIG. 2 is a plan view showing the bonding jig according to FIG. 1;
FIG. 3 is a front view showing another specific example of the bonding jig according to the reference example of the present invention.
FIG. 4 shows another specific example of the bonding jig according to the reference example of the present invention, where (a) is a front view and (b) is a plan view.
FIG. 5 is a front view showing a specific example of the bonding jig according to the present invention.
FIGS. 6A to 6C are front views showing a conventional method for manufacturing an adhesive substrate.
[Explanation of symbols]
DESCRIPTION OF SYMBOLS 1 Adhesive jig 2 Adhesive jig 3 Through hole 4 Semiconductor wafer 5 Pressure jig 6 Adhesive semiconductor substrate 7 Adhesive jig 8 Through hole 9 Adhesive jig 10 Through hole 11 Adhesive jig 12 Through hole 13 Through hole 14 Adhesive treatment Tool 15 Column 16 Bonding jig 17 Through hole 18 Hole 19 Bonding jig 20 Column 21 Vacuum chuck 22 Vacuum chuck 23 Semiconductor wafer 24 Semiconductor wafer 25 Bonded semiconductor substrate X Bubble

Claims (1)

2枚のウエーハの鏡面同士を、清浄な条件下で直接接着させて接着基板を形成する際に用いられる一対の接着治具であって、
前記一対の接着治具の一方又は双方に加圧治具挿入用の通孔が形成され、
一方の前記接着治具には基板ずれ防止用の柱が形成され、他方の前記接着治具には前記柱を嵌合する貫通していない孔が形成され、
前記柱の高さ又は前記貫通していない孔の深さによって接着治具同士の離間距離を設定することを特徴とする接着治具。
A pair of bonding jigs used to form a bonded substrate by directly bonding the mirror surfaces of two wafers under clean conditions,
A through hole for inserting a pressure jig is formed in one or both of the pair of bonding jigs,
One of the bonding jigs is formed with a pillar for preventing substrate displacement, and the other bonding jig is formed with a non-penetrating hole for fitting the column,
The distance between the bonding jigs is set according to the height of the column or the depth of the hole not penetrating the bonding jig.
JP18254897A 1997-07-08 1997-07-08 Bonding jig Expired - Fee Related JP4026090B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP18254897A JP4026090B2 (en) 1997-07-08 1997-07-08 Bonding jig

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP18254897A JP4026090B2 (en) 1997-07-08 1997-07-08 Bonding jig

Publications (2)

Publication Number Publication Date
JPH1126334A JPH1126334A (en) 1999-01-29
JP4026090B2 true JP4026090B2 (en) 2007-12-26

Family

ID=16120217

Family Applications (1)

Application Number Title Priority Date Filing Date
JP18254897A Expired - Fee Related JP4026090B2 (en) 1997-07-08 1997-07-08 Bonding jig

Country Status (1)

Country Link
JP (1) JP4026090B2 (en)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4633874B2 (en) * 1999-09-21 2011-02-16 Sumco Techxiv株式会社 Bonding SOI wafer bonding equipment
US7947570B2 (en) * 2008-01-16 2011-05-24 Semiconductor Energy Laboratory Co., Ltd. Manufacturing method and manufacturing apparatus of semiconductor substrate

Also Published As

Publication number Publication date
JPH1126334A (en) 1999-01-29

Similar Documents

Publication Publication Date Title
CN100466224C (en) Method for mfg. semiconductor device
EP1107299A3 (en) Process for producing semiconductor devices
WO2001026137A3 (en) Three dimensional device integration method and integrated device
JPH0744135B2 (en) Bonding method and bonding device for semiconductor substrate
JP2856216B2 (en) Method of bonding adhesive tape to semiconductor wafer
TW200403736A (en) Dicing method, inspecting method for integrated circuit chip, substrate-retaining apparatus, and adhesive film
KR20020031044A (en) Semiconductor device and its manufacturing method and mounting method of semiconductor device
JPS6271215A (en) Wafer jointing apparatus
JP4026090B2 (en) Bonding jig
JP3136898B2 (en) Dicing equipment
JPH0766092A (en) Method for adhering semiconductor wafer and adhering jig
JPH02130103A (en) Dicing jig
JP3649129B2 (en) Semiconductor device manufacturing method and semiconductor device
JP2001244285A (en) Fine ball arranged plate and device
US6867111B2 (en) Method of manufacturing modules with an integrated circuit
JPH10313045A (en) Holding tool for semiconductor chip
JP3289631B2 (en) Semiconductor device, method of manufacturing the same, and device for manufacturing a semiconductor device
KR200363934Y1 (en) Back-up holder for die bonder
JPS644339B2 (en)
JPS62286237A (en) Die bonding device
JPH03123038A (en) Sucking jig for semiconductor element
JPH1187203A (en) Method for bonding substrates
JP4517348B2 (en) Dicing apparatus and dicing method
JP3117825B2 (en) Substrate for bump arrangement
JPH0869952A (en) Wafer coupling method

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20040402

RD05 Notification of revocation of power of attorney

Free format text: JAPANESE INTERMEDIATE CODE: A7425

Effective date: 20040806

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20050406

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20070626

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20070822

RD02 Notification of acceptance of power of attorney

Free format text: JAPANESE INTERMEDIATE CODE: A7422

Effective date: 20070822

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20070914

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20070927

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20101019

Year of fee payment: 3

R150 Certificate of patent or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20111019

Year of fee payment: 4

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20121019

Year of fee payment: 5

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20131019

Year of fee payment: 6

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

LAPS Cancellation because of no payment of annual fees