JP3969393B2 - Receiving machine - Google Patents

Receiving machine Download PDF

Info

Publication number
JP3969393B2
JP3969393B2 JP2004003087A JP2004003087A JP3969393B2 JP 3969393 B2 JP3969393 B2 JP 3969393B2 JP 2004003087 A JP2004003087 A JP 2004003087A JP 2004003087 A JP2004003087 A JP 2004003087A JP 3969393 B2 JP3969393 B2 JP 3969393B2
Authority
JP
Japan
Prior art keywords
station
frequency
value
muting
receiving
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2004003087A
Other languages
Japanese (ja)
Other versions
JP2005198092A (en
Inventor
克之 村端
健一朗 渡辺
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sony Corp
Original Assignee
Sony Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sony Corp filed Critical Sony Corp
Priority to JP2004003087A priority Critical patent/JP3969393B2/en
Priority to EP20040258114 priority patent/EP1553712A2/en
Publication of JP2005198092A publication Critical patent/JP2005198092A/en
Application granted granted Critical
Publication of JP3969393B2 publication Critical patent/JP3969393B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04HBROADCAST COMMUNICATION
    • H04H20/00Arrangements for broadcast or for distribution combined with broadcast
    • H04H20/20Arrangements for broadcast or distribution of identical information via plural systems
    • H04H20/22Arrangements for broadcast of identical information via plural broadcast systems
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04HBROADCAST COMMUNICATION
    • H04H2201/00Aspects of broadcast communication
    • H04H2201/10Aspects of broadcast communication characterised by the type of broadcast system
    • H04H2201/13Aspects of broadcast communication characterised by the type of broadcast system radio data system/radio broadcast data system [RDS/RBDS]

Landscapes

  • Engineering & Computer Science (AREA)
  • Signal Processing (AREA)
  • Circuits Of Receivers In General (AREA)
  • Channel Selection Circuits, Automatic Tuning Circuits (AREA)

Description

本発明は、受信中の放送局の受信状態が悪くなった場合、同一放送内容の放送をしている代替周波数局に移る機能を有する受信機に関する。   The present invention relates to a receiver having a function of moving to an alternative frequency station that is broadcasting the same broadcast content when the reception state of a receiving broadcast station is deteriorated.

例えば、車両等に搭載されるラジオ受信機、特にRDS(Radio Data System)受信機では、例えば、現在受信中の放送局から遠く離れて受信状態が悪くなった場合、AF(Alternative Frequency:代替周波数)リストやAF受信履歴により、同一放送内容の他周波数の受信良好なAF局(代替周波数局)に移る機能を有する。各放送局は、自局のサービスエリア外周に隣接するネットワーク局の周波数データをAFリストとして含むRDSデータを送信している。   For example, in a radio receiver mounted on a vehicle or the like, in particular, an RDS (Radio Data System) receiver, for example, when the reception state deteriorates far away from a currently receiving broadcast station, an AF (Alternative Frequency: alternative frequency) ) According to the list and the AF reception history, it has a function of moving to an AF station (alternative frequency station) with good reception of other frequencies of the same broadcast content. Each broadcasting station transmits RDS data including frequency data of network stations adjacent to the periphery of the service area of the own station as an AF list.

従来RDS受信機は図4に示すように、アンテナ1から入力する放送信号を受信するPLL受信回路2と、PLL受信回路2に接続されたミューティング回路3と、マイクロコンピュータ(以下マイコン)4と、PLL受信回路2に接続された放送局からのRDSデータを含むRDSデータ信号を復調するRDSデータ復調回路5及び受信感度検出回路6と、RDSデータ復調回路5からRDSデータ信号を格納するメモリ7等で構成されている。   As shown in FIG. 4, a conventional RDS receiver includes a PLL receiving circuit 2 that receives a broadcast signal input from an antenna 1, a muting circuit 3 connected to the PLL receiving circuit 2, a microcomputer (hereinafter referred to as a microcomputer) 4, and , An RDS data demodulating circuit 5 and a receiving sensitivity detecting circuit 6 for demodulating an RDS data signal including RDS data from a broadcasting station connected to the PLL receiving circuit 2, and a memory 7 for storing the RDS data signal from the RDS data demodulating circuit 5. Etc.

上記RDS受信機は、AF局の受信状態をチェックする際、不快なノイズが聞こえないように、まずマイコン4により制御されるミューティング回路3でミューティングをかけ、AF局を選局するためのN値データをPLL受信回路2にあるPLL回路に送信し、PLL受信回路2の同調周波数がAF局の受信周波数に変わった後にAF局の受信状態を見て現在受信中の放送局の受信状態より受信程度が良ければそのAF局の周波数を受信状態にし、悪ければ今まで受信していた現放送局の周波数を受信するようにN値を戻し、ミューティングを外している(図5、図6参照)。(例えば、特許文献1参照。)。   The RDS receiver first mutes the muting circuit 3 controlled by the microcomputer 4 to select the AF station so that unpleasant noise is not heard when checking the reception state of the AF station. The N value data is transmitted to the PLL circuit in the PLL receiving circuit 2, and after the tuning frequency of the PLL receiving circuit 2 is changed to the receiving frequency of the AF station, the receiving state of the AF station is viewed by looking at the receiving state of the AF station. If the reception level is better, the frequency of the AF station is set to the reception state, and if it is worse, the N value is returned so as to receive the frequency of the current broadcast station that has been received so far, and muting is removed (FIGS. 5 and 5). 6). (For example, refer to Patent Document 1).

上記のようにラジオを受信中に短時間のミューティングをかけて別の周波数をチェックするシステムは、RDS受信機以外でも在り得る。
特開平11−97983号公報
As described above, a system for checking a different frequency by performing a short muting while receiving a radio may be other than the RDS receiver.
JP-A-11-97983

RDS受信機において、AF局の受信状態をチェックする際にかけるミューティング時間が長いと音途切れとなって聴取者に不快感を与えてしまう。従来は、ミューティングをかけた後にAF局のN値データをPLL受信回路2のPLL回路に送信したので、AF局受信が遅れミューティング時間が長くなって聴取者に不快感を与えていた。   In the RDS receiver, if the muting time applied when checking the reception state of the AF station is long, the sound is interrupted and the listener is uncomfortable. Conventionally, since the N-value data of the AF station is transmitted to the PLL circuit of the PLL receiving circuit 2 after muting is applied, the AF station reception is delayed and the muting time becomes longer, giving the listener unpleasant feeling.

本発明は、上記従来のRDS受信機の課題に鑑みてなされたものであり、受信機のAF局受信状態のチェック時におけるミューティング時間を短縮し良好なラジオ受信ができる受信機を提供することを目的とする。   The present invention has been made in view of the above-described problems of the conventional RDS receiver, and provides a receiver capable of shortening the muting time when checking the reception status of the AF station of the receiver and performing good radio reception. With the goal.

請求項1に記載の発明は、PLL回路のN値を変更して同調周波数を変更する電子同調手段と、或る放送局の放送受信中にミューティングをかけて前記N値を変更して代替周波数局を受信し代替周波数局の受信状況をチェックする機能とを有する受信機において、前記代替周波数局を受信するためのN値データをラッチするラッチ手段と、前記N値データをラッチ手段へ送信するN値データ送信手段と、前記N値データの送信後、オーディオ信号のゼロクロスを検出して前記ミューティングをかけるミューティング回路と、前記ゼロクロス検出の信号を受けて前記ラッチ手段にラッチされているN値をPLL回路の分周回路へ出力させる制御手段とを備え、ミューティング時間をN値送信分短縮したことを特徴とする。 The invention according to claim 1 is an electronic tuning means for changing the tuning frequency by changing the N value of the PLL circuit, and replacing the N value by muting during broadcast reception of a certain broadcasting station. in the receiver having a function to check the reception state of the received frequency station alternate frequency station, and latch means for latching the N-value data for receiving the pre-SL alternative frequency stations, latching means the previous SL N value data N-value data transmitting means for transmitting to, a muting circuit for detecting the zero-crossing of the audio signal after the transmission of the N-value data and applying the muting, and receiving the zero-crossing detection signal and latched by the latch means And a control means for outputting the N value to the frequency divider of the PLL circuit, and the muting time is shortened by N value transmission .

また、請求項2又は3に記載の発明は、PLL回路のN値を変更して同調周波数を変更する電子同調手段と、放送受信中に代替周波数局データを得てミューティングをかけて前記N値を変更して代替周波数局を受信し代替周波数局の受信状況をチェックする機能とを有するFM受信機またはRDS受信機において、前記代替周波数局を受信するためのN値データをラッチするラッチ手段と、前記N値データをラッチ手段へ送信するN値データ送信手段と、前記N値データの送信後、オーディオ信号のゼロクロスを検出して前記ミューティングをかけるミューティング回路と、前記ゼロクロス検出の信号を受けて前記ラッチ手段にラッチされているN値をPLL回路の分周回路へ出力させる制御手段とを備え、ミューティング時間をN値送信分短縮し、記代替周波数同調後は前記受信状況のチェック結果により以前の周波数受信又は前記代替周波数局を受信することを特徴とする。 According to a second or third aspect of the present invention, there is provided an electronic tuning means for changing a tuning frequency by changing an N value of a PLL circuit, and obtaining the alternative frequency station data during broadcast reception and muting the data. Te FM receiver or RDS receiver odor and a receiving alternative frequencies station by changing the value function for checking the reception status of alternative frequency stations, latches the N value data for receiving the pre-SL alternative frequency station and latch means, the N value data transmitting means for transmitting a pre-Symbol N value data to the latch means, after the transmission of the N-level data, and the muting circuit for detecting the zero crossing of the audio signal applied to the muting, the zero-crossing and control means for outputting the N value latched in said latch means in response to a signal detecting the frequency divider of the PLL circuit, N value transmitted partial muting time Contraction and, after serial alternative frequency tuning features that you receive the previous frequency receiver or said alternative frequency station by checking the result of the reception status.

請求項1乃至3に記載の発明によれば、ラッチ手段を設けて、ミューティングをかける前にラッチ手段に代替周波数局を受信するためのN値データ送信を実行しているので、ミューティング時間をN値送信時間分短縮できる。   According to the first to third aspects of the present invention, since the latch means is provided and the N-value data transmission for receiving the alternative frequency station is executed by the latch means before the muting is performed, the muting time Can be shortened by N value transmission time.

本発明によれば、ミューティングをかける前に前記ラッチ手段に前記PLLのN値を変更する代替周波数局データ送信を実行しているので、ミューティング時間がN値データ送信時間分短縮されてミューティングが聴取者に判別できない程度になる。そのため、受信中いつでも良好な受信状態でラジオ放送を聞くことができる。   According to the present invention, since the alternative frequency station data transmission for changing the N value of the PLL is executed to the latch means before muting is performed, the muting time is reduced by the N value data transmission time. To the extent that the listener cannot discriminate. Therefore, it is possible to listen to the radio broadcast in a good reception state at any time during reception.

図1に、本発明の実施形態に係るRDS受信機のブロック図を示す。図1について、チューナ12は電子同調方式のチューナで、PLL回路20のLPF(ローパスフィルタ)23から出力されるVCO(電圧制御発振器)24を制御する電圧を選局電圧としてアンテナ11から入力する受信信号からFM放送信号を受信する。RFアンプ13はこのFM放送信号を増幅し、ミキサ回路14はPLL回路20のVCO24の発振周波数信号を局部発振信号としてFM放送信号を中間周波数信号に変換し、IFアンプ15はこの中間周波数信号を増幅する。   FIG. 1 shows a block diagram of an RDS receiver according to an embodiment of the present invention. 1, a tuner 12 is an electronic tuning tuner, and receives a voltage for controlling a VCO (Voltage Controlled Oscillator) 24 output from an LPF (Low Pass Filter) 23 of the PLL circuit 20 from the antenna 11 as a channel selection voltage. An FM broadcast signal is received from the signal. The RF amplifier 13 amplifies the FM broadcast signal, the mixer circuit 14 converts the FM broadcast signal into an intermediate frequency signal using the oscillation frequency signal of the VCO 24 of the PLL circuit 20 as a local oscillation signal, and the IF amplifier 15 converts the intermediate frequency signal. Amplify.

FM検波回路16はこの中間周波数信号を検波し、ステレオデコーダ17はこの検波された信号からステレオオーディオ信号(以下単にオーディオ信号という)を出力する。ミューティング回路18はゼロクロス検出回路を備えており、マイコン30から送信されるミュート0N制御信号を受けるとオーディオ信号のゼロクロスを検出してミュートONにする。また後述するAF局受信状況チェック結果が良好な場合マイコン30から送信されるミュートOFF制御信号を受けるとゼロクロスを検出してミュートOFFにする。   The FM detection circuit 16 detects the intermediate frequency signal, and the stereo decoder 17 outputs a stereo audio signal (hereinafter simply referred to as an audio signal) from the detected signal. The muting circuit 18 includes a zero-cross detection circuit. When the muting 0N control signal transmitted from the microcomputer 30 is received, the muting circuit 18 detects the zero-crossing of the audio signal and turns on the mute. Further, when the AF station reception status check result described later is satisfactory, when a mute OFF control signal transmitted from the microcomputer 30 is received, a zero cross is detected and the mute is turned off.

PLL回路20は、N値データの入力により分周比Nが設定されVCO22の発振周波数を分周する分周回路21と発振器25の出力信号と分周回路21の出力信号の位相を比較する位相比較回路23と位相比較回路23の出力が入力するLPF24及びLPF24の出力電圧で発振周波数が制御されるVCO22で構成されている。   The PLL circuit 20 has a frequency division ratio N set by the input of N-value data, and a frequency comparison circuit 21 that divides the oscillation frequency of the VCO 22, a phase that compares the phase of the output signal of the oscillator 25 and the output signal of the frequency division circuit 21. The LPF 24 and the VCO 22 whose oscillation frequency is controlled by the output voltage of the LPF 24 are input to outputs of the comparison circuit 23 and the phase comparison circuit 23.

ラッチ回路26は、上記マイコン30と分周回路21の間に接続されマイコン30から送信されるAFサーチビットとAF局のN値(PLL回路20分周値)データを受けてN値をラッチし、ミューティング回路18がオーディオ信号のゼロクロスを検出後マイコン30に制御されてラッチしたN値を分周回路21に出力する。27は受信感度検出回路、28はRDS復調回路、メモリ29は、RDS復調回路28で復調されたRDSデータ、AF局リスト等を記憶する。   The latch circuit 26 is connected between the microcomputer 30 and the frequency dividing circuit 21 and receives an AF search bit transmitted from the microcomputer 30 and N value (PLL circuit 20 frequency dividing value) data of the AF station and latches the N value. The muting circuit 18 detects the zero crossing of the audio signal and then outputs the N value latched under the control of the microcomputer 30 to the frequency dividing circuit 21. Reference numeral 27 denotes a reception sensitivity detection circuit, 28 denotes an RDS demodulation circuit, and a memory 29 stores RDS data demodulated by the RDS demodulation circuit 28, an AF station list, and the like.

マイコン30はROM(図示省略)に書き込まれている処理ルーチンにしたがってこのRDS受信機10のAFサーチ動作等を制御する。   The microcomputer 30 controls the AF search operation and the like of the RDS receiver 10 according to a processing routine written in a ROM (not shown).

次に、上記RDS受信機10のAFサーチ動作について、図2に示すフローチャート及び図3に示すタイミングチャートを参照して説明する。ある放送局の放送を受信中(S11)、マイコン30は受信感度検出回路27からの信号を受けて現放送局の受信状態が悪化したか否かの判断をする(S12)。例えば、RDS受信機10が搭載されている車両の移動等により、受信している放送局の受信状態が悪化し現放送局の受信状態悪化判断の結果がYESになると、マイコン30はメモリ29にある現放送局と同じ放送をしているAF局のAFサーチビットとAF局リスト(又はAF受信履歴)のN値データをラッチ回路26に送信す(S13)。   Next, the AF search operation of the RDS receiver 10 will be described with reference to the flowchart shown in FIG. 2 and the timing chart shown in FIG. While receiving a broadcast from a certain broadcast station (S11), the microcomputer 30 receives a signal from the reception sensitivity detection circuit 27 and determines whether or not the reception state of the current broadcast station has deteriorated (S12). For example, if the reception state of the receiving broadcast station deteriorates due to the movement of the vehicle on which the RDS receiver 10 is mounted, and the result of the reception state deterioration determination of the current broadcast station becomes YES, the microcomputer 30 stores in the memory 29. An AF search bit of an AF station that is broadcasting the same as a current broadcast station and N-value data of the AF station list (or AF reception history) are transmitted to the latch circuit 26 (S13).

その後マイコン30はミューティング回路18にミュートON制御信号を送信し、ミュートON制御信号を受けたミューティング回路18はステレオデコーダ17から出力されるオーディオ信号のゼロクロスを検出してミュートONとしてオーディオ信号をミュートON状態にする(S14)。上記ゼロクロスが検出した時点でラッチ回路26はマイコン30からの送信信号を受けてラッチしていたAF局のN値をPLL回路20に出力するので、分周回路21の現放送局選局のN値がAF局選局のN値に瞬時に変わり、AF局が受信される(S15)。そしてマイコン30は、受信感度検出回路27の信号を受けてAF局の受信状況をチエックする。(S16)。   After that, the microcomputer 30 transmits a mute ON control signal to the muting circuit 18, and the muting circuit 18 that has received the mute ON control signal detects a zero cross of the audio signal output from the stereo decoder 17 and sets the audio signal as mute ON. The mute is turned on (S14). When the zero cross is detected, the latch circuit 26 receives the transmission signal from the microcomputer 30 and outputs the N value of the AF station that has been latched to the PLL circuit 20. The value instantly changes to the N value of AF station selection, and the AF station is received (S15). The microcomputer 30 receives the signal from the reception sensitivity detection circuit 27 and checks the reception status of the AF station. (S16).

上記AF局受信状況のチェック結果が現放送局の受信状況より悪い場合、マイコン30はAF局のN値を現放送局のN値に戻して現放送局の周波数に同調させ、その後ミュートOFF信号をミューティング回路18に送信してオーディオ信号のゼロクロスを検出させゼロクロスが検出されると、ミューティング回路18はミュートOFFとして現放送局を受信する(S18)。この場合のミュートONからミュートOFFまでのミューティング時間は約6msである(図3(A))。   If the result of checking the reception status of the AF station is worse than the reception status of the current broadcast station, the microcomputer 30 returns the N value of the AF station to the N value of the current broadcast station and tunes it to the frequency of the current broadcast station. Is transmitted to the muting circuit 18 to detect the zero cross of the audio signal, and when the zero cross is detected, the muting circuit 18 receives the current broadcast station as mute OFF (S18). In this case, the muting time from mute ON to mute OFF is about 6 ms (FIG. 3A).

また、上記AF局受信状況のチエック結果が現放送局受信状況より良好な場合、マイコン30はミューティング回路18に送信し、ミューティング回路18がオーディオ信号のゼロクロスを検出するとミュートOFFとしてAF局を受信する(S17)。この場合のミュートONからミュートOFFまでのミューティング時間は約4.5msである(図3(B))。   If the check result of the AF station reception status is better than the current broadcast station reception status, the microcomputer 30 transmits to the muting circuit 18, and when the muting circuit 18 detects the zero cross of the audio signal, the AF station is set to mute OFF. Receive (S17). In this case, the muting time from mute ON to mute OFF is about 4.5 ms (FIG. 3B).

これに対し、従来のRDS受信機(図4)は、上記図1のラッチ回路8を備えていない。そして、図5に示すフローでAFサーチ動作するので、S22の放送局の受信状態悪化の判断結果(S22)がYESとなると、ミューティング回路18でオーディオ信号のゼロクロスを検出してミュートONとして現放送局のオーディオ信号をミュート状態とした後で、マイコン30からAFサーチビットとAF局N値データをPLL回路20に送信している(S24、S25)。そのため図6に示すように、ミュートONからAF周波数に同調するまでの時間(N値送信時間分)を要する。   On the other hand, the conventional RDS receiver (FIG. 4) does not include the latch circuit 8 of FIG. Then, since the AF search operation is performed according to the flow shown in FIG. 5, if the determination result of the reception state deterioration of the broadcasting station in S22 (S22) is YES, the muting circuit 18 detects the zero crossing of the audio signal and sets the mute ON. After the audio signal of the broadcasting station is muted, the AF search bit and the AF station N value data are transmitted from the microcomputer 30 to the PLL circuit 20 (S24, S25). Therefore, as shown in FIG. 6, it takes time (N value transmission time) from mute ON to tuning to the AF frequency.

このためS26のAF局の受信状況チェックの結果が現放送局の受信状況より悪い場合のミューティング時間は約7ms(図6(A))となり、また、上記AF局の受信状況のチェックが現放送局の受信状況より良好な場合のミューティング時間は約5.5ms(図6(B))となる。   Therefore, the muting time when the reception status check result of the AF station in S26 is worse than the reception status of the current broadcasting station is about 7 ms (FIG. 6A), and the reception status check of the AF station is now The muting time when it is better than the reception situation of the broadcasting station is about 5.5 ms (FIG. 6B).

本発明によれば、上記従来図6のミュートONからAF周波数に同調するまでに要したN値送信時間分の時間(S24の時間)を無くすことができたので、ミューティング時間を約1ms程短縮できた。これにより人が耳で判別できないとされるミューティング時間約3msにより近づけることができ、AFサーチ動作時におけるミューティングによる音切れを感じないRDS受信機が得られた。   According to the present invention, the time corresponding to the N value transmission time (time of S24) required from the mute ON of FIG. 6 to the tuning to the AF frequency can be eliminated, so that the muting time is about 1 ms. It was shortened. As a result, an RDS receiver that can be brought closer to a muting time of about 3 ms that cannot be discriminated by human ears, and that does not feel the sound cut off due to muting during the AF search operation is obtained.

上記図1ではミューティング回路18をオーディオ回路部に設けているが、チューナ部に設けてもよい。また、ステレオデコーダ17はモノラルデコーダとすることができる。また、上記ラッチ回路26は同等機能を有するものであればよい。   In FIG. 1, the muting circuit 18 is provided in the audio circuit unit, but may be provided in the tuner unit. Further, the stereo decoder 17 can be a monaural decoder. The latch circuit 26 only needs to have an equivalent function.

また、上記ではRDS受信機について説明したが、RDS機能がなくともチューナがPLL回路のN値を変更して同調をとる電子同調方式の受信機に適用できる。例えば、メモリ29を予めAF局N値リストが記憶させておくことにより、図2と同様にAFサーチ動作を実行することが可能である。また、FM多重放送の場合は、FM多重放送受信により代替周波数局データを得ることも可能である。本発明は、RDS受信機に限定されるものではなく、PLL回路のN値を変更して同調をとる電子同調方式の受信機に適用できる。   Although the RDS receiver has been described above, the present invention can be applied to an electronic tuning receiver in which the tuner changes the N value of the PLL circuit and performs tuning even without the RDS function. For example, by storing the AF station N value list in the memory 29 in advance, it is possible to execute the AF search operation as in FIG. In the case of FM multiplex broadcasting, alternative frequency station data can be obtained by receiving FM multiplex broadcasting. The present invention is not limited to an RDS receiver, and can be applied to an electronic tuning receiver that performs tuning by changing the N value of a PLL circuit.

実施の形態に係るRDS受信機のブロック図。The block diagram of the RDS receiver which concerns on embodiment. 実施の形態に係るAFサーチ動作のフローチャート。The flowchart of AF search operation | movement which concerns on embodiment. 実施の形態に係るAFサーチ動作のタイミングチャート。6 is a timing chart of an AF search operation according to the embodiment. 従来例に係るRDS受信機のブロック図。The block diagram of the RDS receiver which concerns on a prior art example. 従来例に係るAFサーチ動作のフローチャート。10 is a flowchart of an AF search operation according to a conventional example. 従来例に係るAFサーチ動作のタイミングチャート。10 is a timing chart of an AF search operation according to a conventional example.

符号の説明Explanation of symbols

10…RDS受信機、 12…チューナ、 14…ミキサ、 16…FM検波回路、 17…ステレオデコーダ、 18…ミューティング回路、 20…PLL回路、 26…ラッチ回路、 27…受信感度検出回路、 28…RDSデータ復調回路、 29…メモリ、 30…マイコン。   DESCRIPTION OF SYMBOLS 10 ... RDS receiver, 12 ... Tuner, 14 ... Mixer, 16 ... FM detection circuit, 17 ... Stereo decoder, 18 ... Muting circuit, 20 ... PLL circuit, 26 ... Latch circuit, 27 ... Reception sensitivity detection circuit, 28 ... RDS data demodulating circuit, 29 ... memory, 30 ... microcomputer.

Claims (3)

PLL回路のN値を変更して同調周波数を変更する電子同調手段と、或る放送局の放送受信中にミューティングをかけて前記N値を変更して代替周波数局を受信し代替周波数局の受信状況をチェックする機能とを有する受信機において、
記代替周波数局を受信するためのN値データをラッチするラッチ手段
記N値データをラッチ手段へ送信するN値データ送信手段と、
前記N値データの送信後、オーディオ信号のゼロクロスを検出して前記ミューティングをかけるミューティング回路と、
前記ゼロクロス検出の信号を受けて前記ラッチ手段にラッチされているN値をPLL回路の分周回路へ出力させる制御手段と、
を備え、ミューティング時間をN値送信分短縮したことを特徴とする受信機。
Electronic tuning means for changing the N value of the PLL circuit to change the tuning frequency, and muting during the broadcast reception of a certain broadcast station, changing the N value to receive the alternative frequency station and receiving the alternative frequency station In a receiver having a function of checking reception status,
And latch means for latching the N-value data for receiving the pre-SL alternative frequency stations,
And N value data transmitting means for transmitting a pre-Symbol N value data to the latch means,
A muting circuit for detecting a zero crossing of an audio signal and applying the muting after transmitting the N-value data;
Control means for receiving the zero-cross detection signal and outputting the N value latched by the latch means to the frequency divider of the PLL circuit;
The receiver is characterized in that the muting time is shortened by N value transmissions .
PLL回路のN値を変更して同調周波数を変更する電子同調手段と、FM多重放送受信中に代替周波数局データを得てミューティングをかけて前記N値を変更して代替周波数局を受信し代替周波数局の受信状況をチェックする機能とを有するFM受信機において、
記代替周波数局を受信するためのN値データをラッチするラッチ手段
記N値データをラッチ手段へ送信するN値データ送信手段と、
前記N値データの送信後、オーディオ信号のゼロクロスを検出して前記ミューティングをかけるミューティング回路と、
前記ゼロクロス検出の信号を受けて前記ラッチ手段にラッチされているN値をPLL回路の分周回路へ出力させる制御手段と、
を備え、ミューティング時間をN値送信分短縮し、記代替周波数同調後は前記受信状況のチェック結果により以前の周波数受信又は前記代替周波数局を受信することを特徴とするFM受信機。
Electronic tuning means for changing the N frequency of the PLL circuit to change the tuning frequency, and obtaining the alternative frequency station data during FM multiplex broadcast reception, muting and changing the N value to receive the alternative frequency station In an FM receiver having a function of checking the reception status of an alternative frequency station,
And latch means for latching the N-value data for receiving the pre-SL alternative frequency stations,
And N value data transmitting means for transmitting a pre-Symbol N value data to the latch means,
A muting circuit for detecting the zero crossing of an audio signal and applying the muting after transmitting the N-value data;
Control means for receiving the zero-cross detection signal and outputting the N value latched by the latch means to the frequency divider of the PLL circuit;
The FM receiver is characterized in that the muting time is shortened by N value transmissions, and after receiving the alternative frequency tuning, the previous frequency reception or the alternative frequency station is received according to the reception status check result.
PLL回路のN値を変更して同調周波数を変更する同調手段と、RDSデータを送信している放送局の放送受信中に代替周波数局データを得てミューティングをかけて前記N値を変更して代替周波数局を受信し代替周波数局の受信状況をチェックする機能を有するRDS受信機において、
記代替周波数局を受信するためのN値データをラッチするラッチ手段
記N値データをラッチ手段へ送信するN値データ送信手段と、
前記N値データの送信後、オーディオ信号のゼロクロスを検出して前記ミューティングをかけるミューティング回路と、
前記ゼロクロス検出の信号を受けて前記ラッチ手段にラッチされているN値をPLL回路の分周回路へ出力させる制御手段と、
を備え、ミューティング時間をN値送信分短縮し、記代替周波数同調後は前記受信状況のチェック結果により以前の周波数受信又は前記代替周波数局を受信することを特徴とするRDS受信機。
Tuning means for changing the N frequency of the PLL circuit to change the tuning frequency, and obtaining the alternative frequency station data during the broadcast reception of the broadcasting station transmitting the RDS data and muting it to change the N value In the RDS receiver having the function of receiving the alternative frequency station and checking the reception status of the alternative frequency station,
And latch means for latching the N-value data for receiving the pre-SL alternative frequency stations,
And N value data transmitting means for transmitting a pre-Symbol N value data to the latch means,
A muting circuit for detecting a zero crossing of an audio signal and applying the muting after transmitting the N-value data;
Control means for receiving the zero-cross detection signal and outputting the N value latched by the latch means to the frequency divider of the PLL circuit;
An RDS receiver comprising : reducing the muting time by N value transmission, and receiving the previous frequency reception or the alternative frequency station according to the reception status check result after the alternative frequency tuning .
JP2004003087A 2004-01-08 2004-01-08 Receiving machine Expired - Fee Related JP3969393B2 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
JP2004003087A JP3969393B2 (en) 2004-01-08 2004-01-08 Receiving machine
EP20040258114 EP1553712A2 (en) 2004-01-08 2004-12-23 Receiver

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2004003087A JP3969393B2 (en) 2004-01-08 2004-01-08 Receiving machine

Publications (2)

Publication Number Publication Date
JP2005198092A JP2005198092A (en) 2005-07-21
JP3969393B2 true JP3969393B2 (en) 2007-09-05

Family

ID=34587706

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2004003087A Expired - Fee Related JP3969393B2 (en) 2004-01-08 2004-01-08 Receiving machine

Country Status (2)

Country Link
EP (1) EP1553712A2 (en)
JP (1) JP3969393B2 (en)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
ITAT20050011A1 (en) 2005-10-17 2007-04-18 Paser S R L ELECTRONIC UNIT FOR TRANSMISSION OF TEXT OR SIMILAR DATA VIA RDS PROTOCOL ON RADIO BANDS
JP2010028393A (en) * 2008-07-17 2010-02-04 Sanyo Electric Co Ltd Receiver
JP2010109459A (en) * 2008-10-28 2010-05-13 Sanyo Electric Co Ltd Receiver
JP2011077665A (en) * 2009-09-29 2011-04-14 Sanyo Electric Co Ltd Data processing apparatus, program, and receiving device

Also Published As

Publication number Publication date
JP2005198092A (en) 2005-07-21
EP1553712A2 (en) 2005-07-13

Similar Documents

Publication Publication Date Title
US8548408B2 (en) Method and apparatus for utilizing modulation based audio correlation technique for maintaining dynamic FM station list in single tuner variant and assisting alternate frequency switching methodology in single tuner and dual tuner variants
US5745845A (en) Receiver with automatic receiving-station switching function
US9484966B2 (en) Method and apparatus for sensing inter-modulation to improve radio performance in single and dual tuner
US9838053B2 (en) Method and apparatus for sensing inter-modulation to improve radio performance in single and dual tuner
US20070249309A1 (en) Diversity receiver
JP3969393B2 (en) Receiving machine
JP2008017292A (en) Radio broadcast receiver and automatic tuning device for radio broadcast
JP4173171B2 (en) Radio receiver and carrier wave detection method
JP3660974B2 (en) RDS receiver and receiving method thereof
JPH0613943A (en) Radio receiver
EP2693668A1 (en) Radio receiver
JP2005005848A (en) Iboc broadcast receiver
JP2966200B2 (en) Radio receiver
JP4401837B2 (en) Broadcast receiver and reception switching method
JP2001060923A (en) Fm broadcasting receiver
JP2603750Y2 (en) Radio receiver
JP3883281B2 (en) Multiple broadcast receiver
JP2531301B2 (en) Automatic tuning control device for RDS receiver
JPH034624A (en) Radio receiver
JP3883280B2 (en) Multiple broadcast receiver
WO2013057801A1 (en) Receiver apparatus, reception method, reception program, and recording medium having stored reception program thereon
JP2009021800A (en) Fm multiplex broadcasting receiver
JP2000261338A (en) Radio broadcasting receiver
JPH04137814A (en) Rds receiver
JPH1197983A (en) Rds receiver

Legal Events

Date Code Title Description
A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20070223

A131 Notification of reasons for refusal

Effective date: 20070227

Free format text: JAPANESE INTERMEDIATE CODE: A131

A521 Written amendment

Effective date: 20070418

Free format text: JAPANESE INTERMEDIATE CODE: A523

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20070515

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20070528

FPAY Renewal fee payment (prs date is renewal date of database)

Free format text: PAYMENT UNTIL: 20100615

Year of fee payment: 3

LAPS Cancellation because of no payment of annual fees