JP3473302B2 - Method for forming coating type insulating film, method for manufacturing semiconductor device, and semiconductor device - Google Patents

Method for forming coating type insulating film, method for manufacturing semiconductor device, and semiconductor device

Info

Publication number
JP3473302B2
JP3473302B2 JP33716496A JP33716496A JP3473302B2 JP 3473302 B2 JP3473302 B2 JP 3473302B2 JP 33716496 A JP33716496 A JP 33716496A JP 33716496 A JP33716496 A JP 33716496A JP 3473302 B2 JP3473302 B2 JP 3473302B2
Authority
JP
Japan
Prior art keywords
insulating film
coating type
type insulating
semiconductor device
forming
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP33716496A
Other languages
Japanese (ja)
Other versions
JPH10178007A (en
Inventor
直人 佐々木
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sony Corp
Original Assignee
Sony Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sony Corp filed Critical Sony Corp
Priority to JP33716496A priority Critical patent/JP3473302B2/en
Publication of JPH10178007A publication Critical patent/JPH10178007A/en
Application granted granted Critical
Publication of JP3473302B2 publication Critical patent/JP3473302B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Landscapes

  • Local Oxidation Of Silicon (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Formation Of Insulating Films (AREA)

Description

【発明の詳細な説明】Detailed Description of the Invention

【0001】[0001]

【発明の属する技術分野】本発明は例えば半導体装置の
多層配線の層間絶縁膜として使用して好適な塗布型絶縁
膜(SOG膜)を形成する塗布型絶縁膜の形成方法及び
半導体装置の製造方法並びに半導体装置に関する。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a method of forming a coating type insulating film and a method of manufacturing a semiconductor device, which is used as an interlayer insulating film of a multi-layer wiring of a semiconductor device to form a suitable coating type insulating film (SOG film). And a semiconductor device.

【0002】[0002]

【従来の技術及び発明が解決しようとする課題】近年、
半導体装置においては大容量化を図るため多層配線技術
が用いられている。従来、この半導体装置の多層配線の
層間絶縁膜として塗布型絶縁膜(SOG膜)が使用され
ていた。
2. Description of the Related Art In recent years,
In a semiconductor device, a multi-layer wiring technique is used to increase the capacity. Conventionally, a coating type insulating film (SOG film) has been used as an interlayer insulating film of the multilayer wiring of this semiconductor device.

【0003】この塗布型絶縁膜(SOG膜)とはケイ素
化合物を有機溶剤に溶解した溶液を塗布・焼成(熱処
理)することによって、形成されるSiO2 (二酸化ケ
イ素)を主成分とする絶縁膜の総称である。
The coating type insulating film (SOG film) is an insulating film containing SiO 2 (silicon dioxide) as a main component, which is formed by coating and baking (heat treatment) a solution in which a silicon compound is dissolved in an organic solvent. Is a general term for.

【0004】この塗布型絶縁膜(SOG膜)を用いてこ
の層間絶縁膜を形成する場合、この塗布型絶縁膜(SO
G膜)を形成する溶液中に存在する低分子量成分はこの
ときの蒸気圧が低いために揮発しやすく、この低分子量
成分が熱処理中の架橋反応に寄与する前に揮発し、これ
が雰囲気中の酸素と結びついて、パーティクルとなり、
このウェーハに再付着する不都合がある。
When the interlayer insulating film is formed using this coating type insulating film (SOG film), this coating type insulating film (SO
The low molecular weight component present in the solution forming the (G film) is liable to volatilize because the vapor pressure at this time is low, and this low molecular weight component volatilizes before contributing to the crosslinking reaction during the heat treatment, which is Combined with oxygen to become particles,
There is the inconvenience of redepositing on this wafer.

【0005】このパーティクルは配線間やコンタクトの
開口不良等の原因となり、製品の歩留まりを低下させて
いる不都合がある。
These particles cause defects in the openings between the wirings and contacts, and thus have the disadvantage of reducing the yield of products.

【0006】本発明は斯かる点に鑑み、この塗布型絶縁
膜を形成するときにパーティクルを発生しないようにす
る塗布形絶縁膜の形成方法及び半導体装置の製造方法並
びに半導体装置を提案することを目的とする。
In view of the above problems, the present invention proposes a method for forming a coating type insulating film, a method for manufacturing a semiconductor device, and a semiconductor device which prevent particles from being generated when forming the coating type insulating film. To aim.

【0007】[0007]

【課題を解決するための手段】本発明塗布型絶縁膜の形
成方法は、多層配線構造体の層間絶縁膜として絶縁膜上
に塗布型絶縁膜を形成する塗布形絶縁膜の形成方法にお
いて、この塗布型絶縁膜の形成過程の熱処理を大気圧よ
り大きい例えば2気圧等高圧力の雰囲気で行なうように
したものである。好ましくはこの熱処理後この塗布型絶
縁膜に対しプラズマ処理を施し、さらに言えばこの塗布
型絶縁膜をP−TEOS膜上に形成するようにしたもの
である。また本発明半導体装置の製造方法は、多層配線
構造体の層間絶縁膜として絶縁膜上に塗布型絶縁膜を塗
布後にこの塗布型絶縁膜の形成過程の熱処理を大気圧よ
り大きい例えば2気圧等高圧力の雰囲気で行なった後、
前記層間絶縁膜の上面に接して配線を形成し、多層配線
構造体とするようにしたものである。好ましくはこの熱
処理後この塗布型絶縁膜に対しプラズマ処理を施しその
後上述する配線を形成し、さらに言えばこの塗布型絶縁
膜をP−TEOS膜上に形成するようにしたものであ
る。
The method for forming a coating type insulating film according to the present invention is a method for forming a coating type insulating film, which comprises forming a coating type insulating film on an insulating film as an interlayer insulating film of a multilayer wiring structure. The heat treatment in the process of forming the coating type insulating film is performed in an atmosphere having a pressure higher than atmospheric pressure, such as 2 atmospheres. Preferably, after this heat treatment, the coating type insulating film is subjected to plasma treatment, and more specifically, the coating type insulating film is formed on the P-TEOS film. Further, in the method for manufacturing a semiconductor device of the present invention, after the coating type insulating film is applied on the insulating film as the interlayer insulating film of the multilayer wiring structure, the heat treatment in the process of forming the coating type insulating film is higher than atmospheric pressure, for example, 2 atmospheric pressure. After performing in a pressure atmosphere,
Wiring is formed in contact with the upper surface of the interlayer insulating film to form a multilayer wiring structure. Preferably, after the heat treatment, the coating type insulating film is subjected to plasma treatment, and then the above-mentioned wiring is formed, and further, the coating type insulating film is formed on the P-TEOS film.

【0008】斯かる本発明によれば、多層配線構造体の
層間絶縁膜として絶縁膜上に塗布型絶縁膜を塗布しこの
塗布型絶縁膜を形成する熱処理を、大気圧より大きい例
えば2気圧等高圧力の雰囲気で行なうようにしたので、
塗布型絶縁膜を得る溶液中の低分子量成分の揮発が抑制
され、全ての低分子量成分は架橋反応をし、パーティク
ルの発生を防止することができる。
According to the present invention, the heat treatment for coating the coating type insulating film on the insulating film as the interlayer insulating film of the multilayer wiring structure and forming the coating type insulating film is performed at a pressure higher than atmospheric pressure, for example, 2 atmospheric pressure. Since it was done in a high pressure atmosphere,
Volatilization of the low molecular weight component in the solution for obtaining the coating type insulating film is suppressed, and all the low molecular weight components undergo a cross-linking reaction to prevent the generation of particles.

【0009】[0009]

【発明の実施の形態】以下、図1 を参照して本発明塗布
型絶縁膜の形成方法及び半導体装置の製造方法並びに半
導体装置の一実施例につき説明しよう。
BEST MODE FOR CARRYING OUT THE INVENTION An embodiment of the method for forming a coating type insulating film, the method for manufacturing a semiconductor device and the semiconductor device according to the present invention will be described below with reference to FIG.

【0010】図1Aにおいて、1は予めトランジスタや
抵抗等の素子が集積形成されたシリコン基板を示し、こ
のシリコン基板1上にSiO2 等より成る第1の層間絶
縁膜2を形成し、この第1の層間絶縁膜2上にアルミニ
ウムAlより成る所定パターンの第1の配線3を形成す
る。この第1の配線3の厚さを例えば600nmとす
る。
In FIG. 1A, reference numeral 1 denotes a silicon substrate on which elements such as transistors and resistors are previously formed in an integrated manner, and a first interlayer insulating film 2 made of SiO 2 or the like is formed on the silicon substrate 1, A first wiring 3 made of aluminum Al and having a predetermined pattern is formed on the first interlayer insulating film 2. The thickness of the first wiring 3 is, eg, 600 nm.

【0011】次に図1Bに示す如く、この第1の配線3
上及び第1の層間絶縁膜2上に全面に亘ってプラズマC
VD法により絶縁膜であるP−TEOS膜4を形成する
と共にこのP−TEOS膜4上に塗布型絶縁膜(SOG
膜)5を形成する。
Next, as shown in FIG. 1B, the first wiring 3
Plasma C over the entire surface of the first and second interlayer insulating films 2
The P-TEOS film 4, which is an insulating film, is formed by the VD method, and a coating type insulating film (SOG) is formed on the P-TEOS film 4.
A film) 5 is formed.

【0012】このP−TEOS膜4を、プラズマCVD
法で成膜する条件としては、TEOS/O2 =800/
600sccm,圧力1133Pa,基板温度400
℃,RFの電力700Wとし、この膜厚を300nmと
した。
This P-TEOS film 4 is formed by plasma CVD.
The conditions for forming a film by the method are TEOS / O 2 = 800 /
600 sccm, pressure 1133 Pa, substrate temperature 400
The electric power of RF was 700 W and the film thickness was 300 nm.

【0013】また、本例による塗布型絶縁膜(SOG
膜)を成膜の条件は以下の通りである。この塗布型絶縁
膜(SOG膜)を得るための材料として、Dowcorning社
製、FOX14(商品名)を使用し、これを回転塗布法
により塗布し、その後の熱処理をN2 雰囲気、圧力2気
圧、温度375℃の雰囲気中で60min間行い、膜厚
250nmの塗布型絶縁膜(SOG膜)を得る如くし
た。
Further, the coating type insulating film (SOG
The conditions for forming the film) are as follows. As a material for obtaining this coating type insulating film (SOG film), FOX14 (trade name) manufactured by Dowcorning Co., Ltd. is used, and this is coated by a spin coating method, and the subsequent heat treatment is performed in a N 2 atmosphere, a pressure of 2 atm, It was performed for 60 minutes in an atmosphere at a temperature of 375 ° C. so as to obtain a coating type insulating film (SOG film) having a film thickness of 250 nm.

【0014】この場合、熱処理中の圧力を2気圧とした
ので、低分子量成分の揮発は抑制され全ての低分子量成
分は架橋反応をし、パーティクルは発生しない。
In this case, since the pressure during the heat treatment is set to 2 atm, the volatilization of the low molecular weight components is suppressed, all the low molecular weight components undergo the crosslinking reaction, and no particles are generated.

【0015】次に図1Cに示す如く、この塗布型絶縁膜
5上より酸素イオンを主反応種とした酸素プラズマによ
るプラズマ処理を施す。このプラズマ処理を施すのは次
工程のリソグラフィーの際の現像液により、この塗布型
絶縁膜5にクラックが発生するのを防止する為である。
Next, as shown in FIG. 1C, a plasma treatment is performed on the coating type insulating film 5 by oxygen plasma using oxygen ions as a main reactive species. This plasma treatment is performed in order to prevent the coating type insulating film 5 from being cracked by the developing solution in the lithography in the next step.

【0016】本例においては、このP−TEOS膜4及
び塗布型絶縁膜5により第2の層間絶縁膜8を構成す
る。
In this example, the P-TEOS film 4 and the coating type insulating film 5 form a second interlayer insulating film 8.

【0017】次に図1Dに示す如く、この第2の層間絶
縁膜8の所定位置にこの第1の配線3と後述する第2の
配線9との接続を行うためのコンタクトホール7を周知
のリソグラフィー技術とエッチング技術とを使用して形
成する。
Next, as shown in FIG. 1D, a contact hole 7 for making a connection between the first wiring 3 and a second wiring 9 which will be described later is formed at a predetermined position of the second interlayer insulating film 8. It is formed using a lithography technique and an etching technique.

【0018】次に、図1Eに示す如く、この第2の層間
絶縁膜8上及びコンタクトホール7の第1の配線3上に
所定パターンの第2の配線9を周知のスパッタ技術とリ
ソグラフィー技術とエッチング技術とを用いて形成す
る。この第2の配線9もアルミニウムAlで形成し、そ
の膜厚を600nmとした。
Next, as shown in FIG. 1E, a second wiring 9 having a predetermined pattern is formed on the second interlayer insulating film 8 and the first wiring 3 in the contact hole 7 by a well-known sputtering technique and lithography technique. It is formed by using an etching technique. The second wiring 9 is also made of aluminum Al and has a film thickness of 600 nm.

【0019】次に、図1Fに示す如く、この第2の配線
9上及び第2の層間絶縁膜8、即ち塗布型絶縁膜5上に
保護膜であるSiN膜10をプラズマCVD法を用いて
成膜した。
Next, as shown in FIG. 1F, a SiN film 10 as a protective film is formed on the second wiring 9 and the second interlayer insulating film 8, that is, the coating type insulating film 5 by using a plasma CVD method. A film was formed.

【0020】本例によれば、2層配線の半導体装置を得
ることができる。
According to this example, a semiconductor device having a two-layer wiring can be obtained.

【0021】本例によれば、塗布型絶縁膜(SOG膜)
5を得る熱処理中の圧力を2気圧としたので、この塗布
型絶縁膜(SOG膜)を得る溶液中の低分子量成分の揮
発が抑制され、全ての低分子量成分は架橋反応をし、パ
ーティクルは発生しない。
According to this example, a coating type insulating film (SOG film)
Since the pressure during the heat treatment for obtaining 5 was 2 atm, the volatilization of the low molecular weight components in the solution for obtaining this coating type insulating film (SOG film) was suppressed, all the low molecular weight components undergo a crosslinking reaction, and the particles are Does not occur.

【0022】従って本例によれば、このパーティクルに
よる配線のショートやコンタクトの開口不良が生じない
ため、製品の歩留まりが向上する利益がある。
Therefore, according to this example, there is no short circuit of the wiring or defective opening of the contact due to the particles, so that there is an advantage that the yield of the product is improved.

【0023】尚上述実施例では、第2の層間絶縁膜8を
P−TEOS膜4及び塗布型絶縁膜5の2層で構成した
例につき述べたが、この代わりに図2に示す如く、この
第2の層間絶縁膜8をP−TEOS膜4、塗布型絶縁膜
5及びSiO2 膜11の3層としても良い。この場合、
SiO2 膜11はプラズマCVD法により成膜すること
ができる。
In the above-mentioned embodiment, the second interlayer insulating film 8 is described as an example in which the second interlayer insulating film 8 is composed of the two layers of the P-TEOS film 4 and the coating type insulating film 5. However, instead of this, as shown in FIG. The second interlayer insulating film 8 may be three layers of the P-TEOS film 4, the coating type insulating film 5 and the SiO 2 film 11. in this case,
The SiO 2 film 11 can be formed by the plasma CVD method.

【0024】また上述実施例では、2層配線の半導体装
置を得る例につき述べたが、同様にして3層以上の多層
配線の半導体装置を得るようにしても良いことは勿論で
ある。
In the above embodiment, an example of obtaining a semiconductor device having a two-layer wiring has been described, but it goes without saying that a semiconductor device having a multilayer wiring having three or more layers may be obtained in the same manner.

【0025】また上述実施例では塗布型絶縁膜5を得る
ときの熱処理中の圧力を2気圧としたが、これを大気圧
より大きいとすることにより上述同様の作用効果が得ら
れる。
Further, in the above-mentioned embodiment, the pressure during the heat treatment for obtaining the coating type insulating film 5 is set to 2 atm, but by setting this to be higher than the atmospheric pressure, the same effect as the above can be obtained.

【0026】また、本発明は上述実施例に限ることなく
本発明の要旨を逸脱することなくその他種々の構成が採
り得ることは勿論である。
Further, the present invention is not limited to the above-mentioned embodiments, and it goes without saying that various other configurations can be adopted without departing from the gist of the present invention.

【0027】[0027]

【発明の効果】本発明によれば、斯かる本発明によれ
ば、多層配線構造体の層間絶縁膜として絶縁膜上に塗布
型絶縁膜を塗布しこの塗布型絶縁膜を形成する熱処理
を、大気圧より大きい例えば2気圧等高圧力の雰囲気で
行なうようにしたので、塗布型絶縁膜を得る溶液中の低
分子量成分の揮発が抑制され、全ての低分子量成分は架
橋反応をし、パーティクルの発生を防止することができ
る。
According to the present invention, according to the present invention, the heat treatment for applying the coating type insulating film on the insulating film as the interlayer insulating film of the multilayer wiring structure and forming the coating type insulating film, Since it is performed in an atmosphere having a high pressure such as 2 atmospheres higher than the atmospheric pressure, volatilization of the low molecular weight components in the solution for obtaining the coating type insulating film is suppressed, and all the low molecular weight components undergo a cross-linking reaction, resulting in particle formation. Occurrence can be prevented.

【0028】従って本発明によれば、このパーティクル
による配線のショートやコンタクトの開口不良が生じな
いため、製品の歩留まりが向上する利益がある。
Therefore, according to the present invention, the short circuit of the wiring and the defective opening of the contact due to the particles do not occur, so that there is an advantage that the yield of the product is improved.

【図面の簡単な説明】[Brief description of drawings]

【図1】本発明による塗布型絶縁膜の形成方法及び半導
体装置の製造方法並びに半導体装置の一実施例の説明に
供する断面図である。
FIG. 1 is a sectional view for explaining an embodiment of a method for forming a coating type insulating film, a method for manufacturing a semiconductor device, and a semiconductor device according to the present invention.

【図2】本発明の他の実施例の説明に供する断面図であ
る。
FIG. 2 is a sectional view for explaining another embodiment of the present invention.

【符号の説明】[Explanation of symbols]

1 シリコン基板、2 第1の層間絶縁膜、3 第1の
配線、4 P−TEOS膜、5 塗布型絶縁膜、7 コ
ンタクトホール、8 第2の層間絶縁膜、9第2の配
線、10 SiN膜
1 silicon substrate, 2 first interlayer insulating film, 3 first wiring, 4 P-TEOS film, 5 coating type insulating film, 7 contact hole, 8 second interlayer insulating film, 9 second wiring, 10 SiN film

───────────────────────────────────────────────────── フロントページの続き (58)調査した分野(Int.Cl.7,DB名) H01L 21/316 H01L 21/768 ─────────────────────────────────────────────────── ─── Continuation of the front page (58) Fields surveyed (Int.Cl. 7 , DB name) H01L 21/316 H01L 21/768

Claims (8)

(57)【特許請求の範囲】(57) [Claims] 【請求項1】 多層配線構造体の層間絶縁膜として絶縁
膜上に塗布型絶縁膜を形成する塗布型絶縁膜の形成方法
において、 前記塗布型絶縁膜を形成する熱処理を大気圧より大きい
高圧力の雰囲気で行なうようにしたことを特徴とする塗
布型絶縁膜の形成方法。
1. A method of forming a coating-type insulating film, which comprises forming a coating-type insulating film on an insulating film as an interlayer insulating film of a multilayer wiring structure, wherein the heat treatment for forming the coating-type insulating film is performed at a high pressure higher than atmospheric pressure. The method for forming a coating type insulating film is characterized in that it is performed in an atmosphere of.
【請求項2】 多層配線構造体の層間絶縁膜として絶縁
膜上に塗布型絶縁膜を形成する塗布型絶縁膜の形成方法
において、 前記塗布型絶縁膜を形成する熱処理を2気圧の高圧力の
雰囲気で行なうようにしたことを特徴とする塗布型絶縁
膜の形成方法。
2. A method of forming a coating type insulating film, which is formed on an insulating film as an interlayer insulating film of a multilayer wiring structure, wherein the heat treatment for forming the coating type insulating film is performed at a high pressure of 2 atm. A method for forming a coating type insulating film, characterized in that it is performed in an atmosphere.
【請求項3】 請求項1又は2に記載の塗布型絶縁膜の
形成方法において、 前記熱処理後、前記塗布型絶縁膜に対しプラズマ処理を
施すようにしたことを特徴とする塗布型絶縁膜の形成方
法。
3. The method for forming a coating type insulating film according to claim 1, wherein after the heat treatment, the coating type insulating film is subjected to plasma treatment. Forming method.
【請求項4】 請求項1、2又は3に記載の塗布型絶縁
膜の形成方法において、 前記塗布型絶縁膜をP−TEOS膜上に形成するように
したことを特徴とする塗布型絶縁膜の形成方法。
4. The coating type insulating film according to claim 1, 2, or 3, wherein the coating type insulating film is formed on a P-TEOS film. Forming method.
【請求項5】 多層配線構造体の層間絶縁膜として絶縁
膜上に塗布型絶縁膜を塗布後該塗布型絶縁膜を形成する
熱処理を大気圧より大きいまたは2気圧の高圧力の雰囲
気で行なった後、前記層間絶縁膜の上面に接して配線を
形成し、多層配線構造体とすることを特徴とする半導体
装置の製造方法。
5. A heat treatment for forming a coating type insulating film on the insulating film as an interlayer insulating film of a multilayer wiring structure and then forming the coating type insulating film is performed in an atmosphere having a pressure higher than atmospheric pressure or 2 atmospheric pressure. Then, a wiring is formed in contact with the upper surface of the interlayer insulating film to form a multilayer wiring structure, which is a method for manufacturing a semiconductor device.
【請求項6】 請求項5に記載の半導体装置の製造方法
において、 前記熱処理後、前記塗布型絶縁膜に対しプラズマ処理を
施し、その後前記層間絶縁膜の上面に接して配線を形成
するようにしたことを特徴とする半導体装置の製造方
法。
6. The method of manufacturing a semiconductor device according to claim 5, wherein after the heat treatment, plasma treatment is performed on the coating type insulating film, and then wiring is formed in contact with an upper surface of the interlayer insulating film. A method of manufacturing a semiconductor device characterized by the above.
【請求項7】 請求項5又は6に記載の半導体装置の製
造方法において、 前記塗布型絶縁膜をP−TEOS膜上に形成するように
したことを特徴とする半導体装置の製造方法。
7. The method of manufacturing a semiconductor device according to claim 5, wherein the coating type insulating film is formed on a P-TEOS film.
【請求項8】 多層配線構造体の層間絶縁膜として絶縁
膜上に塗布型絶縁膜を塗布後該塗布型絶縁膜を形成する
熱処理を大気圧より大きいまたは2気圧の高圧力の雰囲
気で行なった後、前記塗布型絶縁膜に対しプラズマ処理
を施し、その後前記層間絶縁膜の上面に接して配線を形
成し、多層配線構造体とする形成方法により形成したこ
とを特徴とする半導体装置。
8. A heat treatment for forming a coating type insulating film on an insulating film as an interlayer insulating film of a multilayer wiring structure and then forming the coating type insulating film is performed in an atmosphere having a pressure higher than atmospheric pressure or 2 atmospheric pressure. After that, the coating type insulating film is subjected to a plasma treatment, and then a wiring is formed in contact with the upper surface of the interlayer insulating film to form a multilayer wiring structure, which is formed by a forming method.
JP33716496A 1996-12-17 1996-12-17 Method for forming coating type insulating film, method for manufacturing semiconductor device, and semiconductor device Expired - Fee Related JP3473302B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP33716496A JP3473302B2 (en) 1996-12-17 1996-12-17 Method for forming coating type insulating film, method for manufacturing semiconductor device, and semiconductor device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP33716496A JP3473302B2 (en) 1996-12-17 1996-12-17 Method for forming coating type insulating film, method for manufacturing semiconductor device, and semiconductor device

Publications (2)

Publication Number Publication Date
JPH10178007A JPH10178007A (en) 1998-06-30
JP3473302B2 true JP3473302B2 (en) 2003-12-02

Family

ID=18306054

Family Applications (1)

Application Number Title Priority Date Filing Date
JP33716496A Expired - Fee Related JP3473302B2 (en) 1996-12-17 1996-12-17 Method for forming coating type insulating film, method for manufacturing semiconductor device, and semiconductor device

Country Status (1)

Country Link
JP (1) JP3473302B2 (en)

Also Published As

Publication number Publication date
JPH10178007A (en) 1998-06-30

Similar Documents

Publication Publication Date Title
US5496776A (en) Spin-on-glass planarization process with ion implantation
JPH08264530A (en) Method and system for fabricating semiconductor device
JP3193335B2 (en) Method for manufacturing semiconductor device
JPH05243402A (en) Manufacture of semiconductor device
JPH10335458A (en) Semiconductor device and manufacture thereof
JP3202657B2 (en) Method for manufacturing semiconductor device
JP3061558B2 (en) Method for forming insulating layer of semiconductor device
US5821162A (en) Method of forming multi-layer wiring utilizing SOG
JPH0226055A (en) Manufacture of semiconductor device
JP3473302B2 (en) Method for forming coating type insulating film, method for manufacturing semiconductor device, and semiconductor device
KR940005723B1 (en) Semiconductor device
JPH09172079A (en) Semiconductor device and its manufacture
US6740471B1 (en) Photoresist adhesion improvement on metal layer after photoresist rework by extra N2O treatment
JPH10163198A (en) Semiconductor device and its manufacture
US6096645A (en) Method of making IC devices having stable CVD titanium nitride films
JP3402937B2 (en) Method for manufacturing semiconductor device
US6495478B1 (en) Reduction of shrinkage of poly(arylene ether) for low-K IMD
JP3022740B2 (en) Method for manufacturing semiconductor device
JPH1131683A (en) Manufacture of semiconductor device
JP3327994B2 (en) Method for manufacturing semiconductor device
KR100197766B1 (en) Method of manufacturing semiconductor device
JPH0629282A (en) Manufacture of semiconductor device
JPH10214892A (en) Manufacture of semiconductor device
JPH1012616A (en) Fabrication of semiconductor device
JPH09199495A (en) Sog film forming method of semiconductor device

Legal Events

Date Code Title Description
FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20080919

Year of fee payment: 5

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20090919

Year of fee payment: 6

LAPS Cancellation because of no payment of annual fees