JP3264027B2 - Discharge cell and method of manufacturing the same - Google Patents

Discharge cell and method of manufacturing the same

Info

Publication number
JP3264027B2
JP3264027B2 JP05966493A JP5966493A JP3264027B2 JP 3264027 B2 JP3264027 B2 JP 3264027B2 JP 05966493 A JP05966493 A JP 05966493A JP 5966493 A JP5966493 A JP 5966493A JP 3264027 B2 JP3264027 B2 JP 3264027B2
Authority
JP
Japan
Prior art keywords
anode
partition
substrate
discharge
cathode
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP05966493A
Other languages
Japanese (ja)
Other versions
JPH06251719A (en
Inventor
正健 林
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sony Corp
Original Assignee
Sony Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sony Corp filed Critical Sony Corp
Priority to JP05966493A priority Critical patent/JP3264027B2/en
Priority to KR1019940003019A priority patent/KR100317728B1/en
Priority to DE69402899T priority patent/DE69402899T2/en
Priority to EP94102734A priority patent/EP0613164B1/en
Publication of JPH06251719A publication Critical patent/JPH06251719A/en
Priority to US08/384,232 priority patent/US5570104A/en
Priority to US08/694,215 priority patent/US5707267A/en
Application granted granted Critical
Publication of JP3264027B2 publication Critical patent/JP3264027B2/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G02OPTICS
    • G02FOPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/1333Constructional arrangements; Manufacturing methods
    • G02F1/13334Plasma addressed liquid crystal cells [PALC]
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/34Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
    • G09G3/36Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
    • G09G3/3611Control of matrices with row and column drivers
    • G09G3/3648Control of matrices with row and column drivers using an active matrix
    • G09G3/3662Control of matrices with row and column drivers using an active matrix using plasma-addressed liquid crystal displays
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01JELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS
    • H01J17/00Gas-filled discharge tubes with solid cathode
    • H01J17/38Cold-cathode tubes
    • H01J17/48Cold-cathode tubes with more than one cathode or anode, e.g. sequence-discharge tube, counting tube, dekatron
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01JELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS
    • H01J2217/00Gas-filled discharge tubes
    • H01J2217/38Cold-cathode tubes
    • H01J2217/40Gas discharge switches
    • H01J2217/402Multiple switches
    • H01J2217/4025Multiple switches for addressing electro-optical devices, i.e. LCD's

Landscapes

  • Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Plasma & Fusion (AREA)
  • Chemical & Material Sciences (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Nonlinear Science (AREA)
  • Mathematical Physics (AREA)
  • Optics & Photonics (AREA)
  • Computer Hardware Design (AREA)
  • Theoretical Computer Science (AREA)
  • Liquid Crystal (AREA)
  • Gas-Filled Discharge Tubes (AREA)
  • Manufacture Of Electron Tubes, Discharge Lamp Vessels, Lead-In Wires, And The Like (AREA)

Description

【発明の詳細な説明】DETAILED DESCRIPTION OF THE INVENTION

【0001】[0001]

【産業上の利用分野】本発明はプラズマアドレス表示装
置等に組み込まれる放電セル及びその製造方法に関す
る。より詳しくは、直線状の放電チャネルを有する放電
セルの電極構造及びその形成方法に関する。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a discharge cell incorporated in a plasma addressed display or the like and a method for manufacturing the same. More specifically, the present invention relates to an electrode structure of a discharge cell having a linear discharge channel and a method for forming the same.

【0002】[0002]

【従来の技術】直線状の放電チャネルを有する放電セル
を組み込んだプラズマアドレス表示装置が知られてお
り、例えば特開平4−265931号公報に開示されて
いる。本発明の背景を明らかにする為、図5を参照して
従来の構造を簡潔に説明する。プラズマアドレス表示装
置は表示セル51と放電セル52と両者の間に介在する
中間基板53とを積層した構造を有する。表示セル51
は上側のガラス基板54を用いて構成されており、その
内側主面には列方向に沿って複数本の信号電極Dが互い
に平行に形成されている。ガラス基板54はスペーサ5
5を用いて所定の間隙を介し中間基板53に接着されて
いる。間隙内には液晶層56が充填されている。一方放
電セル52は下側のガラス基板57を用いて構成されて
いる。基板57の内側主面上には信号電極Dに直交して
行方向に延在するプラズマ電極58が形成されている。
このプラズマ電極58は交互に陽極A及び陰極Kとして
機能する。プラズマ電極58の上に沿って隔壁59が形
成されている。隔壁59の頂部は中間基板53に当接し
ておりスペーサとしての役割を果たす。下側のガラス基
板57はシール材60を用いて中間基板53に接着され
ている。両者の間には気密封止された空間が形成され
る。この空間はストライプ状の隔壁59によって区画さ
れており、個々に行走査単位となる放電チャネル61を
構成する。個々の放電チャネル61内にはイオン化可能
なガスが封入されている。
2. Description of the Related Art A plasma addressed display device incorporating a discharge cell having a linear discharge channel is known, and is disclosed, for example, in Japanese Patent Application Laid-Open No. 4-265931. In order to clarify the background of the present invention, a conventional structure will be briefly described with reference to FIG. The plasma addressed display device has a structure in which a display cell 51 and a discharge cell 52 and an intermediate substrate 53 interposed therebetween are stacked. Display cell 51
Is formed using an upper glass substrate 54, and a plurality of signal electrodes D are formed in parallel on the inner main surface thereof in the column direction. The glass substrate 54 is a spacer 5
5 and is adhered to the intermediate substrate 53 via a predetermined gap. The gap is filled with a liquid crystal layer 56. On the other hand, the discharge cells 52 are configured using a lower glass substrate 57. On the inner main surface of the substrate 57, a plasma electrode 58 extending in the row direction orthogonal to the signal electrode D is formed.
The plasma electrode 58 functions alternately as an anode A and a cathode K. A partition wall 59 is formed along the plasma electrode 58. The top of the partition wall 59 is in contact with the intermediate substrate 53 and serves as a spacer. The lower glass substrate 57 is bonded to the intermediate substrate 53 using a sealing material 60. A hermetically sealed space is formed between the two. This space is divided by stripe-shaped partition walls 59, and constitutes discharge channels 61 individually serving as row scanning units. Each of the discharge channels 61 is filled with an ionizable gas.

【0003】図6は従来の放電セルの電極構造を示す模
式的な斜視図である。基板101の表面にストライプ状
にパタニングされた電極102が形成されている。複数
のストライプ電極102はピッチPで配列されていると
ともに、個々に幅寸法W1を有する。各ストライプ電極
102の上には隔壁103が形成されている。複数のス
トライプ状隔壁103も同一のピッチPで配列されてい
るとともに、個々の幅寸法W2はストライプ電極102
の幅寸法W1よりも小さく設定されている。
FIG. 6 is a schematic perspective view showing an electrode structure of a conventional discharge cell. An electrode 102 patterned in a stripe pattern is formed on the surface of a substrate 101. The plurality of stripe electrodes 102 are arranged at a pitch P and each have a width dimension W1. A partition 103 is formed on each stripe electrode 102. The plurality of striped partition walls 103 are also arranged at the same pitch P, and each width dimension W2 is
Is set smaller than the width dimension W1.

【0004】[0004]

【発明が解決しようとする課題】図6に対して、ピッチ
ずれの生じた状態を示す図7を参照して発明が解決しよ
うとする課題を説明する。図7に示したストライプパタ
ンは一般にマスクを用いて形成される。電極102と隔
壁103は本来同一のパタン配列ピッチPを有するが異
なる幅寸法W1及びW2を有している。従って、従来電
極102の形成に用いるマスクと隔壁103の形成に用
いるマスクは異なるものが用いられていた。この場合電
極102及び隔壁103を互いに整合させる為に、両方
のマスクは互いに等しいストライプパタンピッチを有し
且つ互いに正確にアライメントされる。
Problems to be solved by the invention will be described with reference to FIG. 7 showing a state in which a pitch shift has occurred in FIG. The stripe pattern shown in FIG. 7 is generally formed using a mask. The electrodes 102 and the partition walls 103 originally have the same pattern arrangement pitch P, but have different width dimensions W1 and W2. Therefore, different masks are used for forming the electrode 102 and the mask used for forming the partition 103 in the related art. In this case, both masks have the same stripe pattern pitch and are precisely aligned with each other to align electrode 102 and partition 103 with each other.

【0005】電極や隔壁の形成には通常スクリーンマス
クによる厚膜印刷法が用いられる。スクリーンマスクは
フレームにスクリーンメッシュをテンションをかけて貼
ったものである。感光剤の塗布されたスクリーンメッシ
ュに対してフォトリソグラフィを適用し所定のマスクパ
タンを形成する。しかしながらテンョンがかかっている
為、異なるスクリーンマスクの間でストライプパタンの
ピッチPを完全に同一に設定する事は困難であり、実際
には一定のピッチ誤差ΔPが含まれている。加えて、厚
膜印刷を行なう際にはスキージによりスクリーンマスク
に圧力が加わり変形する。個々のスクリーンマスクによ
り変形の度合が微妙に異なり実際に印刷されたストライ
プパタンのピッチは目標値から偏る。この為、下層の電
極102及び上層の隔壁103を正確に整合する事は実
際上困難であり、所謂ピッチずれが生じるという課題が
あった。
A thick film printing method using a screen mask is usually used for forming electrodes and partition walls. The screen mask is formed by attaching a screen mesh to a frame with tension. Photolithography is applied to the screen mesh to which the photosensitive agent has been applied to form a predetermined mask pattern. However, due to the tension, it is difficult to set the pitch P of the stripe pattern completely different between different screen masks, and in fact, a certain pitch error ΔP is included. In addition, when performing thick-film printing, pressure is applied to the screen mask by the squeegee to deform it. The degree of deformation is slightly different depending on each screen mask, and the pitch of the actually printed stripe pattern is deviated from the target value. For this reason, it is practically difficult to accurately match the lower electrode 102 and the upper partition 103 with a problem that a so-called pitch shift occurs.

【0006】電極と隔壁の間に相対的な位置ずれがある
と放電セルの動作が不安定になるという問題が発生す
る。この点につき、図8を参照して具体的な寸法を挙げ
簡潔に説明する。(A)は位置ずれのない状態を示して
いる。プラズマ電極151は交互に陽極A、陰極Kとし
て機能し例えば410μmのピッチで基板152上に配
列されている。各プラズマ電極の上に隔壁153が重ね
て形成されている。隔壁の幅寸法は120μmに設定さ
れており、プラズマ電極151の幅寸法は300μmに
設定されている。隣り合う隔壁153の間に直線状の放
電チャネル154が形成され、その内部に陽極A及び陰
極Kの一部が露出している。両電極間に所定の電圧を印
加するとプラズマ放電が発生する。このプラズマ放電を
安定的に維持する為には一定の電極露出面積を確保する
必要がある。特に、陰極Kの露出面積が支配的であり、
少なくとも60μmの電極露出幅を確保する必要があ
る。この際、隔壁153と電極151の位置合わせ誤差
が最大で±30μm程度あるとすると、図示する様に隔
壁153の両側で少なくとも90μmの電極露出幅を確
保する必要がある。この為、図示の例では電極幅を30
0μmに設定し、隔壁幅を120μmに設定している。
この結果、互いに隣接する陽極Aと陰極Kとの間の開口
幅が110μmしかとれなくなり、表示装置として見た
場合コントラストが犠牲になる。さらに、(B)は30
μmの位置ずれが発生した状態を示している。この場
合、放電チャネル155においては陰極Kの露出幅が必
要最小限の60μmとなってしまう。仮に、これ以上位
置ずれが生じると放電チャネル155内におけるプラズ
マ放電は極めて不安定になる。一方、隣りの放電チャネ
ル154内においては陰極Kの露出幅が120μmにま
で増大し安定したプラズマ放電が得られる。この様に、
従来構造では隔壁と電極の間に位置ずれが生じると放電
チャネルのプラズマ強度が交互にばらつく為、表示装置
全体として見た場合画質を損なうという課題がある。
[0006] If there is a relative displacement between the electrode and the partition, there arises a problem that the operation of the discharge cell becomes unstable. This point will be briefly described with reference to specific dimensions with reference to FIG. (A) shows a state where there is no displacement. The plasma electrodes 151 function alternately as anodes A and cathodes K and are arranged on the substrate 152 at a pitch of, for example, 410 μm. A partition 153 is formed on each plasma electrode. The width of the partition is set to 120 μm, and the width of the plasma electrode 151 is set to 300 μm. A linear discharge channel 154 is formed between adjacent partition walls 153, and a part of the anode A and a part of the cathode K are exposed inside. When a predetermined voltage is applied between both electrodes, plasma discharge occurs. In order to stably maintain this plasma discharge, it is necessary to secure a constant electrode exposure area. In particular, the exposed area of the cathode K is dominant,
It is necessary to secure an electrode exposure width of at least 60 μm. At this time, assuming that the alignment error between the partition 153 and the electrode 151 is about ± 30 μm at the maximum, it is necessary to secure an electrode exposure width of at least 90 μm on both sides of the partition 153 as shown in the figure. Therefore, in the illustrated example, the electrode width is set to 30.
The width is set to 0 μm, and the partition width is set to 120 μm.
As a result, the opening width between the adjacent anode A and cathode K becomes only 110 μm, and the contrast is sacrificed as a display device. (B) is 30
This shows a state in which a displacement of μm has occurred. In this case, in the discharge channel 155, the exposed width of the cathode K is a required minimum of 60 μm. If the displacement is further increased, the plasma discharge in the discharge channel 155 becomes extremely unstable. On the other hand, in the adjacent discharge channel 154, the exposed width of the cathode K is increased to 120 μm, and a stable plasma discharge is obtained. Like this
In the conventional structure, when a displacement occurs between the partition and the electrode, the plasma intensity of the discharge channel varies alternately, and thus there is a problem that the image quality is impaired when viewed as a whole display device.

【0007】[0007]

【課題を解決するための手段】上述した従来の技術の課
題に鑑み、本発明はプラズマ電極と隔壁との間に相対的
な位置ずれが生じた場合にも安定したプラズマ放電を維
持可能な電極構造を提供する事を目的とする。かかる目
的を達成する為に以下の手段を講じた。即ち、本発明に
かかる放電セルは基本的な構成要素として、一方の基板
と、その上に所定の間隔で交互に配列したストライプ状
の陽極及び陰極と、所定の空隙を介して該一方の基板に
接合した他方の基板と、両基板間に介在し且つ所定の間
隔でストライプ状に配列して該空隙を区画し放電チャネ
ルを形成する隔壁とを備えている。特徴事項として、
記ストライプ状の隔壁は同じくストライプ状の陽極のみ
に重ねて形成されており、前記陽極は隔壁の直下に配置
され且つ隔壁の幅寸法より広い幅寸法を有する一方、前
記陰極は隣り合う隔壁の中間に配置され、陽極との間で
プラズマ放電を発生する。又、本発明にかかる放電セル
の製造方法は、一方の基板の表面に各々所定の幅寸法を
有する陽極及び陰極を交互に所定の間隔でストライプ状
に印刷形成する工程と、該陽極の幅寸法より狭い幅寸法
を有する隔壁を所定の間隔で陽極のみに重ねて印刷形成
する工程と、該隔壁を介して他方の基板を接合し両基板
間にイオン化可能なガスを封入する工程とからなる。上
述した構造を有する放電セルあるいは上述した製造方法
により作成された放電セルは、例えばプラズマアドレス
表示装置に組み込む事ができる。この場合、プラズマア
ドレス表示装置は基本的構成要件として、列方向に配列
した複数の信号電極を備えた表示セルと、行方向に配列
した複数の放電チャネルを備えた放電セルとを互いに重
ねたフラットパネル構造を有する。特徴事項として、放
電チャネルは、基板上に形成されたストライプ状の陽極
と、陽極の間に形成されたストライプ状の陰極と、各陽
極の幅寸法より狭い幅寸法を有し各陽極に整合して形成
された隔壁とからなる。
In view of the above-mentioned problems of the prior art, the present invention provides an electrode capable of maintaining a stable plasma discharge even when a relative displacement occurs between a plasma electrode and a partition. The purpose is to provide the structure. The following measures were taken to achieve this purpose. That is, the discharge cell according to the present invention comprises, as basic components, one substrate, stripe-shaped anodes and cathodes alternately arranged thereon at a predetermined interval, and the one substrate via a predetermined gap. and the other substrate was bonded to, interposed and given between between the substrates
Partition walls which are arranged in stripes at intervals to define the gaps and form discharge channels. As a feature, before
The striped partition is also only striped anode
The anode is disposed immediately below the partition wall and has a width dimension wider than the width dimension of the partition wall, while the cathode is disposed in the middle of the adjacent partition wall and between the anode and the anode.
Generates plasma discharge . Further, the method of manufacturing a discharge cell according to the present invention includes a step of alternately printing and forming an anode and a cathode each having a predetermined width on a surface of one of the substrates in a stripe shape at a predetermined interval; It consists of a step of printing a partition having a narrower width over only the anode at a predetermined interval, and a step of joining the other substrate via the partition and sealing an ionizable gas between the two substrates. The discharge cell having the above-described structure or the discharge cell created by the above-described manufacturing method can be incorporated in, for example, a plasma addressed display device. In this case, as a basic configuration requirement, the plasma addressed display device includes a flat display cell having a plurality of signal electrodes arranged in a column direction and a discharge cell having a plurality of discharge channels arranged in a row direction. It has a panel structure. As a feature, the discharge channel has a stripe-shaped anode formed on the substrate, a stripe-shaped cathode formed between the anodes, and a width dimension smaller than the width dimension of each anode, and is aligned with each anode. And the partition walls formed by the above method.

【0008】[0008]

【作用】本発明によれば、陰極は隣り合う隔壁の中間に
配置され全面的に露出している。従って、プラズマ電極
と隔壁との間に相対的な位置ずれが生じても、通常隔壁
が陰極の領域にまで及ぶ極端な状態はない為、少なくと
も陰極に対しては影響が及ばない。この結果、位置ずれ
に関わらず、プラズマ放電に支配的な陰極露出面積が確
保できる為、プラズマ放電の安定性が改善できる。一
方、陽極については隔壁の直下に配置されているのでそ
の両側で部分的に露出する事になる。従って、プラズマ
電極と隔壁との間で相対的な位置ずれが生じると陽極の
露出幅に偏りが生じる。しかしながら、陽極は単に電荷
をディスチャージできれば良い為、ある程度の露出面積
が確保できれば良く、露出面積の偏りはプラズマ放電安
定性に対して余り影響を及ぼさない。
According to the present invention, the cathode is disposed in the middle of the adjacent partition wall and is entirely exposed. Therefore, even if a relative displacement occurs between the plasma electrode and the partition, there is usually no extreme state in which the partition extends to the region of the cathode, so that the cathode is not affected at least. As a result, the exposed area of the cathode which is dominant in the plasma discharge can be ensured regardless of the displacement, so that the stability of the plasma discharge can be improved. On the other hand, since the anode is arranged immediately below the partition, it is partially exposed on both sides thereof. Therefore, if a relative displacement occurs between the plasma electrode and the partition, the exposed width of the anode is biased. However, since the anode only needs to be able to discharge electric charges, it is only necessary to secure a certain exposed area, and the deviation of the exposed area does not significantly affect the plasma discharge stability.

【0009】[0009]

【実施例】以下図面を参照して本発明の好適な実施例を
詳細に説明する。図1は本発明にかかる放電セルの基本
的な構造を示す模式図である。(A)に示す様に、放電
セルは一方の基板1と、所定の空隙を介して該一方の基
板1に対面配置した他方の基板2とからなるフラットパ
ネル構造を有している。両基板1及び2はシール材3を
介して互いに気密的に接合している。下側の基板1の上
にはストライプ状の陽極A及び陰極Kが交互に配列して
いる。又隔壁4が両基板1,2の間に介在している。こ
の隔壁4はストライプ状に配列して空隙を区画し放電チ
ャネル5を形成する。放電チャネル5内にはイオン化可
能なガスが封入されている。陽極Aは隔壁4の直下に配
置され且つ隔壁4の幅寸法より広い幅寸法を有してい
る。従って、陽極Aの中央部は隔壁4によって被覆され
ている一方、側縁部は露出している。陰極Kは隣り合う
隔壁4の中間に配置されており放電チャネル5内で全面
的に露出している。各放電チャネル5内で露出した陽極
Aと陰極Kとの間に所定の電圧を印加する事によりプラ
ズマ放電が発生する。
DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS Preferred embodiments of the present invention will be described below in detail with reference to the drawings. FIG. 1 is a schematic diagram showing a basic structure of a discharge cell according to the present invention. As shown in FIG. 1A, the discharge cell has a flat panel structure including one substrate 1 and the other substrate 2 facing the one substrate 1 via a predetermined gap. The two substrates 1 and 2 are hermetically joined to each other via a sealing material 3. On the lower substrate 1, striped anodes A and cathodes K are alternately arranged. A partition 4 is interposed between the substrates 1 and 2. The barrier ribs 4 are arranged in a stripe pattern to define voids and form discharge channels 5. An ionizable gas is sealed in the discharge channel 5. The anode A is disposed immediately below the partition 4 and has a width larger than the width of the partition 4. Therefore, the central portion of the anode A is covered with the partition wall 4 while the side edges are exposed. The cathode K is arranged in the middle of the adjacent partition wall 4 and is entirely exposed in the discharge channel 5. A plasma discharge is generated by applying a predetermined voltage between the anode A and the cathode K exposed in each discharge channel 5.

【0010】かかる構造を有する放電セルは以下の工程
により製造できる。先ず最初に、一方の基板1の表面に
各々所定の幅寸法を有する陽極A及び陰極Kを交互に所
定の間隔でストライプ状に印刷形成する。次に、陽極A
の幅寸法より狭い幅寸法を有する隔壁4を陽極Aのみに
重ねて印刷形成する。最後に、隔壁4を介して上側の基
板2を気密的に接合し、両基板間にイオン化可能なガス
を封入する。
A discharge cell having such a structure can be manufactured by the following steps. First, anodes A and cathodes K each having a predetermined width are alternately printed in a stripe pattern at a predetermined interval on the surface of one substrate 1. Next, anode A
The partition wall 4 having a width smaller than the width dimension is printed on the anode A alone. Finally, the upper substrate 2 is hermetically bonded via the partition wall 4, and an ionizable gas is sealed between the two substrates.

【0011】引き続き(A)を参照して具体的なパタン
寸法関係を例示的に説明する。図8の(A)に示した従
来例との比較を容易にする為、本実施例においてもプラ
ズマ電極配列ピッチを410μmに設定している。さら
に、中間の陰極Kと両側の陽極Aとの間に設けられた開
口部の幅寸法も55μmずつとし、合計で図8の(A)
に示した従来例と等しく110μmとなる様に設定して
いる。この関係で陽極Aの幅寸法は220μmとなり陰
極Kの幅寸法は80μmとなる。従って、陰極Kの露出
幅はプラズマ放電に最小限必要な60μm以上を確保し
ている。一方隔壁4の幅寸法は120μmに設定され、
その両側には陽極Aの露出幅50μmが各々確保され
る。
Next, a specific pattern dimensional relationship will be exemplarily described with reference to FIG. For ease of comparison with the conventional example shown in FIG. 8A, the plasma electrode arrangement pitch is set to 410 μm in this embodiment as well. Further, the width of the opening provided between the middle cathode K and the anodes A on both sides is also set to 55 μm each, and a total of FIG.
Is set to be 110 μm, which is equal to the conventional example shown in FIG. In this relation, the width of the anode A is 220 μm, and the width of the cathode K is 80 μm. Therefore, the exposure width of the cathode K is 60 μm or more, which is the minimum required for plasma discharge. On the other hand, the width of the partition 4 is set to 120 μm,
An exposed width of the anode A of 50 μm is secured on each side.

【0012】(B)は、(A)に示した整合状態から図
面上右方向に50μm位置ずれが生じた状態を示してい
る。この場合陰極Kの露出幅は全く変化せず、且つ開口
幅も減少していない。アノードAの露出幅については一
方の側が0μmになる一方他方の側が100μmまで拡
大され、放電チャネル内においては全体として一定に保
たれている。この様に、最大で50μm隔壁が位置ずれ
しても、陰極Kの表面積は影響を受けない為放電電流は
一定に維持される。一方陽極Aは単に電荷をディスチャ
ージできれば良い為、一本の陰極Kに対し全体で所定の
表面積を確保すれば良い。本例ではある陰極Kに対して
左側の陽極Aの表面積が小さくなれば、その分右側の表
面積が増加し全体の面積は一定に保たれている。この様
に、従来構造では位置ずれの許容範囲が±30μmであ
ったのに対し、本発明では±50μm程度ずれても、放
電特性及び開口率に対して何ら悪影響を及ぼす事がな
く、位置ずれに対する許容度は大幅に改善されている。
FIG. 2B shows a state in which a displacement of 50 μm has occurred in the right direction in the drawing from the alignment state shown in FIG. In this case, the exposure width of the cathode K does not change at all, and the opening width does not decrease. The exposed width of the anode A is 0 μm on one side and is enlarged to 100 μm on the other side, and is kept constant as a whole in the discharge channel. In this way, even if the partition wall is displaced by 50 μm at the maximum, the discharge current is kept constant since the surface area of the cathode K is not affected. On the other hand, since the anode A only needs to be capable of discharging electric charges, it is sufficient to secure a predetermined surface area as a whole for one cathode K. In this example, if the surface area of the anode A on the left side with respect to a certain cathode K decreases, the surface area on the right side increases accordingly, and the entire area is kept constant. As described above, in the conventional structure, the allowable range of the positional deviation is ± 30 μm, but in the present invention, even if the positional deviation is approximately ± 50 μm, there is no adverse effect on the discharge characteristics and the aperture ratio. Has been greatly improved.

【0013】(C)はさらに(A)に示した整合状態か
ら105μm隔壁が位置ずれした状態を表わしている。
この場合にも陰極Kの露出表面積は影響を受けず、陽極
Aの露出表面積も所定値以上に保たれている。但し、開
口幅寸法については図面上左側の部分が隔壁4により遮
閉される為減少する。
FIG. 2C shows a state in which the partition walls of the 105 μm are displaced from the alignment state shown in FIG.
Also in this case, the exposed surface area of the cathode K is not affected, and the exposed surface area of the anode A is maintained at a predetermined value or more . However, the dimension of the opening width is reduced because the left portion in the drawing is blocked by the partition wall 4.

【0014】(D)はさらに(A)に示した整合状態か
ら125μm位置ずれが生じた状態を示している。この
場合には陰極Kの表面が部分的に隔壁4によって被覆さ
れるが、なお60μmの露出幅が確保されている。従っ
て、安定的なプラズマ放電をなお維持する事ができる。
この様に、プラズマ放電の安定性に限って言えば、±1
25μmまで位置ずれを許容できる。逆に、従来例と同
様に位置ずれの誤差範囲を±30μmまで制御すれば、
開口率をその分増加させる事ができる。
FIG. 4D shows a state in which a displacement of 125 μm has occurred from the alignment state shown in FIG. In this case, the surface of the cathode K is partially covered with the partition 4, but the exposed width of 60 μm is still secured. Therefore, stable plasma discharge can be maintained.
Thus, as far as the stability of plasma discharge is concerned, ± 1
A positional deviation of up to 25 μm can be allowed. Conversely, if the error range of the displacement is controlled to ± 30 μm as in the conventional example,
The aperture ratio can be increased accordingly.

【0015】次に図2を参照して、本発明にかかる放電
セルを組み込んだプラズマアドレス表示装置の一実施例
を説明する。このプラズマアドレス表示装置は表示セル
11と放電セル12と両者の間に介在する極薄の誘電体
シートからなる共通の中間基板13とを積層したフラッ
トパネル構造を有する。表示セル11は上側のガラス基
板14を用いて構成されており、その内側主面には透明
導電膜からなる複数本の信号電極Dが列方向に沿って互
いに平行に形成されている。ガラス基板14はスペーサ
15を用いて所定の間隙を介し中間基板13に接着され
ている。間隙内には液晶層16が充填封入されている。
Next, an embodiment of a plasma addressed display device incorporating a discharge cell according to the present invention will be described with reference to FIG. This plasma addressed display device has a flat panel structure in which display cells 11 and discharge cells 12 and a common intermediate substrate 13 made of an extremely thin dielectric sheet interposed between the display cells 11 and the discharge cells 12 are stacked. The display cell 11 is configured using an upper glass substrate 14, and a plurality of signal electrodes D made of a transparent conductive film are formed on the inner main surface thereof in parallel with each other along the column direction. The glass substrate 14 is bonded to the intermediate substrate 13 with a predetermined gap using a spacer 15. The gap is filled with a liquid crystal layer 16.

【0016】一方放電セル12は下側のガラス基板17
を用いて構成されている。基板17の内側主面上には行
方向に沿って交互に陽極Aと陰極Kが形成されている。
さらに、陽極Aの上に沿って隔壁18が形成されてい
る。隔壁18の頂部は中間基板13に当接しておりスペ
ーサとしての役割を果たす。下側のガラス基板17はシ
ール材19を用いて中間基板13に接着されている。両
者の間には気密封止された空隙が形成される。この空隙
は隔壁18によって分割あるいは区画されており個々に
放電チャネル20を構成し行走査単位となる。即ち、個
々の放電チャネル20は基板17上に平行に形成された
一対の陽極Aと、これらの間に形成された一本の陰極K
と、各陽極Aの幅寸法より狭い幅寸法を有し各陽極Aに
整合して形成された一対の隔壁18とから構成されてい
る。気密な放電チャネル20内部にはイオン化可能なガ
スが封入されている。ガス種は例えばヘリウム、ネオ
ン、アルゴンあるいはこれらの混合気体から選ぶ事がで
きる。
On the other hand, the discharge cells 12 are provided on the lower glass substrate 17.
It is configured using An anode A and a cathode K are alternately formed on the inner main surface of the substrate 17 in the row direction.
Further, a partition wall 18 is formed along the anode A. The top of the partition wall 18 is in contact with the intermediate substrate 13 and serves as a spacer. The lower glass substrate 17 is bonded to the intermediate substrate 13 using a sealing material 19. A hermetically sealed space is formed between the two. This gap is divided or partitioned by the partition wall 18 and individually constitutes the discharge channel 20 to be a unit of row scanning. That is, each discharge channel 20 has a pair of anodes A formed in parallel on the substrate 17 and one cathode K formed between them.
And a pair of partition walls 18 having a width smaller than the width of each anode A and formed in alignment with each anode A. An ionizable gas is sealed in the airtight discharge channel 20. The gas type can be selected from, for example, helium, neon, argon, or a mixed gas thereof.

【0017】最後に図3を参照して参考の為プラズマア
ドレス表示装置の動作を簡潔に説明する。本図は表示装
置に用いられる駆動回路の一例を示している。この駆動
回路は信号回路21と走査回路22と制御回路23とか
ら構成されている。信号回路21には信号電極D1ない
しDmがバッファを介して接続されている。一方、走査
回路22には同じくバッファを介して陰極K1ないしK
nが接続されている。陽極A1ないしAnは共通に接地
されている。陰極は走査回路22により線順次走査され
るとともに、信号回路21はこれに同期して各信号電極
にアナログ画像信号を供給する。制御回路23は信号回
路21と走査回路22の同期制御を行なうものである。
各陰極に沿って放電チャネルが形成され行走査単位とな
る。一方各信号電極は列駆動単位となる。両単位の間に
画素24が規定される。
Finally, the operation of the plasma addressed display device will be briefly described for reference with reference to FIG. This drawing shows an example of a driving circuit used for a display device. This drive circuit includes a signal circuit 21, a scanning circuit 22, and a control circuit 23. Signal electrodes D1 to Dm are connected to the signal circuit 21 via a buffer. On the other hand, the scanning circuit 22 also has cathodes K1 through K
n are connected. The anodes A1 to An are commonly grounded. The cathode is line-sequentially scanned by the scanning circuit 22, and the signal circuit 21 supplies an analog image signal to each signal electrode in synchronization with the scanning. The control circuit 23 controls the synchronization between the signal circuit 21 and the scanning circuit 22.
A discharge channel is formed along each cathode to form a row scanning unit. On the other hand, each signal electrode is a column drive unit. A pixel 24 is defined between the two units.

【0018】図4は図3に示す2個の画素24を切り取
って模式的に示したものである。各画素24は信号電極
D1,D2及び中間基板13によって挟持された液晶層
16からなるサンプリングキャパシタと、プラズマサン
プリングスイッチS1との直列接続からなる。プラズマ
サンプリングスイッチS1は放電チャネルの機能を等価
的に表わしたものである。即ち、放電チャネルが活性化
するとその内部は略全体的にアノード電位に接続され
る。一方、プラズマ放電が終了すると放電チャネルは浮
遊電位となる。サンプリングスイッチS1を介して個々
の画素24のサンプリングキャパシタにアナログ画像信
号を書き込み所謂サンプリングホールドを行なうもので
ある。アナログ画像信号のレベルによって画素24の階
調的な点灯あるいは消灯が制御できる。
FIG. 4 is a schematic diagram showing two pixels 24 shown in FIG. 3 cut out. Each pixel 24 includes a sampling capacitor including the liquid crystal layer 16 sandwiched between the signal electrodes D1 and D2 and the intermediate substrate 13, and a series connection of a plasma sampling switch S1. The plasma sampling switch S1 equivalently represents the function of the discharge channel. That is, when the discharge channel is activated, the inside thereof is almost entirely connected to the anode potential. On the other hand, when the plasma discharge ends, the discharge channel becomes a floating potential. An analog image signal is written into the sampling capacitor of each pixel 24 via the sampling switch S1 to perform a so-called sampling hold. The gradational lighting or extinguishing of the pixel 24 can be controlled by the level of the analog image signal.

【0019】[0019]

【発明の効果】以上説明した様に、本発明によれば、直
線状の放電チャネルを有する放電セルにおいて、陽極を
隔壁の直下に配置するとともに、隔壁の幅寸法より広く
して陽極の表面を部分的に露出させている。一方陰極を
隣り合う隔壁の中間に配置しその表面を全面的に露出さ
せている。かかる構成によりプラズマ電極に対する隔壁
の相対的な位置ずれ許容度が大きくなる為、放電セルの
製造が容易となり大型化及び高精細化に対応できるとい
う効果がある。又、安定なプラズマ放電動作が可能とな
る為表示装置として見た場合画質が向上するという効果
がある。さらに、従来と同程度の位置ずれ許容度で放電
セルを製造する場合には、開口率を上げる事ができる
為、高画質化が可能になるとともにバックライトのロー
パワー化に寄与できるという効果がある。
As described above, according to the present invention, in a discharge cell having a straight discharge channel, the anode is disposed immediately below the partition wall, and is wider than the partition wall to make the surface of the anode larger. Partially exposed. On the other hand, the cathode is arranged in the middle of the adjacent partition wall, and the surface is entirely exposed. With such a configuration, the relative positional deviation tolerance of the partition wall with respect to the plasma electrode is increased, so that the production of the discharge cell is facilitated, and there is an effect that it is possible to cope with an increase in size and definition. In addition, since stable plasma discharge operation is possible, there is an effect that image quality is improved when viewed as a display device. Furthermore, in the case of manufacturing a discharge cell with the same degree of positional deviation tolerance as the conventional one, the aperture ratio can be increased, so that high image quality can be achieved and the backlight can be reduced in power. is there.

【図面の簡単な説明】[Brief description of the drawings]

【図1】本発明にかかる放電セルの構造を示す模式的な
部分断面図である。
FIG. 1 is a schematic partial sectional view showing a structure of a discharge cell according to the present invention.

【図2】本発明にかかる放電セルを用いて組み立てられ
たプラズマアドレス表示装置の一例を示す模式的な断面
図である。
FIG. 2 is a schematic cross-sectional view showing one example of a plasma addressed display device assembled using the discharge cells according to the present invention.

【図3】図2に示すプラズマアドレス表示装置の駆動回
路を示すブロック図である。
FIG. 3 is a block diagram showing a driving circuit of the plasma addressed display device shown in FIG.

【図4】図3に示す画素を切り取って示した模式図であ
る。
FIG. 4 is a schematic diagram showing the pixel shown in FIG. 3 cut out.

【図5】従来の放電セルを組み込んだプラズマアドレス
表示装置の一例を示す断面図である。
FIG. 5 is a cross-sectional view illustrating an example of a plasma addressed display device incorporating a conventional discharge cell.

【図6】従来の放電セル電極構造を示す斜視図である。FIG. 6 is a perspective view showing a conventional discharge cell electrode structure.

【図7】従来の放電セルの製造方法の課題を説明する為
の斜視図である。
FIG. 7 is a perspective view illustrating a problem of a conventional method of manufacturing a discharge cell.

【図8】同じく従来の放電セルの構造的な課題を説明す
る為の模式図である。
FIG. 8 is a schematic diagram for explaining a structural problem of a conventional discharge cell.

【符号の説明】[Explanation of symbols]

1 基板 2 基板 4 隔壁 5 放電チャネル A 陽極 K 陰極 DESCRIPTION OF SYMBOLS 1 Substrate 2 Substrate 4 Partition wall 5 Discharge channel A anode K cathode

───────────────────────────────────────────────────── フロントページの続き (58)調査した分野(Int.Cl.7,DB名) H01J 17/04 G02F 1/1333 H01J 9/02 H01J 17/49 G02F 1/133 505 ──────────────────────────────────────────────────続 き Continued on the front page (58) Field surveyed (Int.Cl. 7 , DB name) H01J 17/04 G02F 1/1333 H01J 9/02 H01J 17/49 G02F 1/133 505

Claims (4)

(57)【特許請求の範囲】(57) [Claims] 【請求項1】 一方の基板と、その上に所定の間隔で
互に配列したストライプ状の陽極及び陰極と、所定の空
隙を介して該一方の基板に接合した他方の基板と、両基
板間に介在し且つ所定の間隔でストライプ状に配列して
該空隙を区画し放電チャネルを形成する隔壁とを備えた
放電セルであって、前記ストライプ状の隔壁は同じくストライプ状の陽極の
みに重ねて形成されており、 前記陽極は隔壁の直下に配置され且つ隔壁の幅寸法よ
り広い幅寸法を有し、前記陰極は隣り合う隔壁の中間に
配置されている事を特徴とする放電セル。
1. A substrate, a striped anode and a cathode alternately arranged on the substrate at a predetermined interval, and the other substrate bonded to the one substrate via a predetermined gap. And a partition interposed between the two substrates and arranged in a stripe pattern at a predetermined interval to partition the gap to form a discharge channel, wherein the stripe-shaped partition is also a stripe-shaped partition. Anode
Is formed to overlap the body, it said anode has a wider width dimension than the width dimension of the arranged and the partition wall just below the said partition wall, characterized in that said cathode is located in the middle of the adjacent barrier ribs Discharge cell.
【請求項2】 一方の基板の表面に各々所定の幅寸法を
有する陽極及び陰極を交互に所定の間隔でストライプ状
に印刷形成する工程と、該陽極の幅寸法より狭い幅寸法
を有する隔壁を所定の間隔で陽極のみに重ねて印刷形成
する工程と、該隔壁を介して他方の基板を接合し両基板
間にイオン化可能なガスを封入する工程とからなる放電
セルの製造方法。
2. A process for each print formed in stripes at a predetermined interval anode and cathode alternately with a predetermined width on one surface of the substrate, the partition wall having a narrow width dimension than the width dimension of the anode A method for manufacturing a discharge cell, comprising: a step of printing by overlapping only an anode at a predetermined interval ; and a step of bonding the other substrate through the partition and filling an ionizable gas between the two substrates.
【請求項3】 列方向に配列した複数の信号電極を備え
た表示セルと、行方向に配列した複数の放電チャネルを
備えた放電セルとを互いに重ねたフラットパネル構造を
有するプラズマアドレス表示装置において、 放電チャネルは、基板上に形成されたストライプ状の陽
極と、陽極の間に形成されたストライプ状の陰極と、各
陽極の幅寸法より狭い幅寸法を有し各陽極に整合して形
成された隔壁とからなる事を特徴とするプラズマアドレ
ス表示装置。
3. A plasma addressed display device having a flat panel structure in which a display cell having a plurality of signal electrodes arranged in a column direction and a discharge cell having a plurality of discharge channels arranged in a row direction are overlapped with each other. The discharge channel has a stripe-shaped anode formed on the substrate, a stripe-shaped cathode formed between the anodes, and a width smaller than the width of each anode, and is formed in alignment with each anode. A plasma addressed display device comprising a partition wall.
【請求項4】 個々の放電チャネルは、一対の陽極と、
これらの間に位置する一本の陰極と、各陽極に整合する
一対の隔壁とからなる事を特徴とする請求項3記載のプ
ラズマアドレス表示装置。
4. An individual discharge channel comprising: a pair of anodes;
4. The plasma addressed display device according to claim 3, comprising one cathode located between these and a pair of partition walls aligned with each anode.
JP05966493A 1993-02-24 1993-02-24 Discharge cell and method of manufacturing the same Expired - Lifetime JP3264027B2 (en)

Priority Applications (6)

Application Number Priority Date Filing Date Title
JP05966493A JP3264027B2 (en) 1993-02-24 1993-02-24 Discharge cell and method of manufacturing the same
KR1019940003019A KR100317728B1 (en) 1993-02-24 1994-02-21 Discharge cell and its manufacturing method
DE69402899T DE69402899T2 (en) 1993-02-24 1994-02-23 Discharge vessel and process for its manufacture
EP94102734A EP0613164B1 (en) 1993-02-24 1994-02-23 Discharge chamber and method of manufacturing the same
US08/384,232 US5570104A (en) 1993-02-24 1995-02-06 Discharge chamber and method of manufacturing the same
US08/694,215 US5707267A (en) 1993-02-24 1996-08-08 Discharge chamber and method of manufacturing the same

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP05966493A JP3264027B2 (en) 1993-02-24 1993-02-24 Discharge cell and method of manufacturing the same

Publications (2)

Publication Number Publication Date
JPH06251719A JPH06251719A (en) 1994-09-09
JP3264027B2 true JP3264027B2 (en) 2002-03-11

Family

ID=13119697

Family Applications (1)

Application Number Title Priority Date Filing Date
JP05966493A Expired - Lifetime JP3264027B2 (en) 1993-02-24 1993-02-24 Discharge cell and method of manufacturing the same

Country Status (5)

Country Link
US (2) US5570104A (en)
EP (1) EP0613164B1 (en)
JP (1) JP3264027B2 (en)
KR (1) KR100317728B1 (en)
DE (1) DE69402899T2 (en)

Families Citing this family (33)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0689083A3 (en) * 1994-06-24 1997-05-14 Sony Corp Plasma addressed display device
JPH08313887A (en) * 1995-05-12 1996-11-29 Sony Corp Plasma address display panel and its production
JP3360490B2 (en) * 1995-05-12 2002-12-24 ソニー株式会社 Display device
JPH08313884A (en) * 1995-05-12 1996-11-29 Sony Corp Discharge panel
EP0818799A3 (en) * 1996-07-12 1998-09-23 Tektronix, Inc. Cathode structure for a plasma addressed liquid crystal display panel
JPH1049072A (en) * 1996-08-06 1998-02-20 Hitachi Ltd Gas discharge type display device and its manufacture
JPH1096901A (en) * 1996-09-19 1998-04-14 Sony Corp Plasma address display device
JP3512308B2 (en) * 1996-12-27 2004-03-29 パイオニア株式会社 Plasma display panel
JPH10269935A (en) * 1997-03-26 1998-10-09 Mitsubishi Electric Corp Method and device for manufacturing plasma display panel
US6130504A (en) * 1997-07-11 2000-10-10 Sharp Kabushiki Kaisha Plasma addressing display device and method for producing the same
CN1124585C (en) * 1998-02-20 2003-10-15 索尼株式会社 Plasma addressed display device
JP3698560B2 (en) * 1998-09-08 2005-09-21 ソニー株式会社 Plasma address display device
US6614411B2 (en) * 1998-09-08 2003-09-02 Sony Corporation Plasma address display apparatus
JP2000089202A (en) * 1998-09-11 2000-03-31 Sony Corp Plasma address display device
US6352763B1 (en) 1998-12-23 2002-03-05 3M Innovative Properties Company Curable slurry for forming ceramic microstructures on a substrate using a mold
US6247986B1 (en) 1998-12-23 2001-06-19 3M Innovative Properties Company Method for precise molding and alignment of structures on a substrate using a stretchable mold
US6821178B2 (en) 2000-06-08 2004-11-23 3M Innovative Properties Company Method of producing barrier ribs for plasma display panel substrates
IT1319655B1 (en) 2000-11-15 2003-10-23 Eurand Int PANCREATIC ENZYME MICROSPHERES WITH HIGH STABILITY AND RELATIVE PREPARATION METHOD.
US7033534B2 (en) * 2001-10-09 2006-04-25 3M Innovative Properties Company Method for forming microstructures on a substrate using a mold
US7176492B2 (en) * 2001-10-09 2007-02-13 3M Innovative Properties Company Method for forming ceramic microstructures on a substrate using a mold and articles formed by the method
KR100670130B1 (en) * 2003-12-22 2007-01-16 삼성에스디아이 주식회사 Plasma display panel and driving method thereof
PT1729797E (en) * 2004-03-22 2008-12-17 Solvay Pharm Gmbh Oral pharmaceutical compositions of lipase-containing products, in particular of pancreatin, containing surfactants
MX2008000850A (en) 2005-07-29 2008-03-18 Solvay Pharm Gmbh Processes for the manufacture of sterilized pancreatin powder.
US11266607B2 (en) * 2005-08-15 2022-03-08 AbbVie Pharmaceuticals GmbH Process for the manufacture and use of pancreatin micropellet cores
US9198871B2 (en) * 2005-08-15 2015-12-01 Abbott Products Gmbh Delayed release pancreatin compositions
US10072256B2 (en) * 2006-05-22 2018-09-11 Abbott Products Gmbh Process for separating and determining the viral load in a pancreatin sample
NZ579047A (en) 2007-02-20 2012-03-30 Aptalis Pharma Ltd Stable digestive enzyme compositions
US20090130063A1 (en) * 2007-11-15 2009-05-21 Solvay Pharmaceuticals Gmbh Process for separating and determining the viral load in a pancreatin sample
US10087493B2 (en) 2008-03-07 2018-10-02 Aptalis Pharma Canada Ulc Method for detecting infectious parvovirus in pharmaceutical preparations
PL2621476T5 (en) 2010-10-01 2022-06-06 Société des Produits Nestlé S.A. Enteric coated, low-strength pancrelipase formulations
ES2558756T3 (en) 2011-08-08 2016-02-08 Aptalis Pharma Limited Method for dissolution test of solid compositions containing digestive enzymes
US10993996B2 (en) 2013-08-09 2021-05-04 Allergan Pharmaceuticals International Limited Digestive enzyme composition suitable for enteral administration
WO2015193730A1 (en) 2014-06-19 2015-12-23 Aptalis Pharma Ltd. Methods for removing viral contaminants from pancreatic extracts

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5325495Y2 (en) * 1972-11-01 1978-06-29
US4896149A (en) * 1988-01-19 1990-01-23 Tektronix, Inc. Addressing structure using ionizable gaseous medium
KR920000933B1 (en) * 1989-07-28 1992-01-31 삼성전관 주식회사 Color discharge display panel of surface discharge type
KR910020783A (en) * 1990-05-25 1991-12-20 김정배 Plasma Display Panel and Manufacturing Method Thereof
JP3013470B2 (en) * 1991-02-20 2000-02-28 ソニー株式会社 Image display device
JPH04265936A (en) * 1991-02-20 1992-09-22 Sony Corp Production of image display
US5311204A (en) * 1991-08-28 1994-05-10 Tektronix, Inc. Offset electrodes
KR940010842B1 (en) * 1991-10-26 1994-11-17 삼성전관 주식회사 Liquid crystal display element of plasma adress type
KR940006301B1 (en) * 1991-10-29 1994-07-14 삼성전관 주식회사 Lcd of plasma addressing form and manufactruing method thereof

Also Published As

Publication number Publication date
DE69402899D1 (en) 1997-06-05
US5707267A (en) 1998-01-13
DE69402899T2 (en) 1997-10-16
KR100317728B1 (en) 2002-05-13
JPH06251719A (en) 1994-09-09
US5570104A (en) 1996-10-29
EP0613164A1 (en) 1994-08-31
EP0613164B1 (en) 1997-05-02

Similar Documents

Publication Publication Date Title
JP3264027B2 (en) Discharge cell and method of manufacturing the same
JP3185353B2 (en) Plasma address electro-optical device
KR100259929B1 (en) Plasma addressing electro-optical device and addressing structure
US5800232A (en) Plasma-addressed display panel and a method of manufacturing the same
JP2000089202A (en) Plasma address display device
US5834896A (en) Plasma display with barrier ribs
KR100229246B1 (en) Plasma address liquid crystal display
KR100238695B1 (en) Plasma address display
US6002382A (en) Plasma addressed display
US5759079A (en) Method of producing a plasma addressed liquid crystal display device
JP3366026B2 (en) Plasma address electro-optical device
EP0597432B1 (en) Plasma addressed liquid crystal display device
JP3163691B2 (en) Plasma address electro-optical device
JP3109692B2 (en) Plasma-addressed electro-optical device and method of manufacturing the same
JP3371494B2 (en) Plasma address display
JPH11153967A (en) Display device
JPH08304779A (en) Production of plasma address display device
JPH086049A (en) Production of image display device
JP2001183632A (en) Plasma address display device
JPH0682761A (en) Plasma address display device
JPH11271723A (en) Plasma address display device and its manufacture

Legal Events

Date Code Title Description
FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20071228

Year of fee payment: 6

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20081228

Year of fee payment: 7

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20091228

Year of fee payment: 8

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20091228

Year of fee payment: 8

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20101228

Year of fee payment: 9

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20111228

Year of fee payment: 10

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20121228

Year of fee payment: 11

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20131228

Year of fee payment: 12

EXPY Cancellation because of completion of term