IN2014CN04802A - - Google Patents

Download PDF

Info

Publication number
IN2014CN04802A
IN2014CN04802A IN4802CHN2014A IN2014CN04802A IN 2014CN04802 A IN2014CN04802 A IN 2014CN04802A IN 4802CHN2014 A IN4802CHN2014 A IN 4802CHN2014A IN 2014CN04802 A IN2014CN04802 A IN 2014CN04802A
Authority
IN
India
Application number
Inventor
Assaf Shacham
Amit Gil
Original Assignee
Qualcomm Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Qualcomm Inc filed Critical Qualcomm Inc
Publication of IN2014CN04802A publication Critical patent/IN2014CN04802A/en

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
    • G06F13/4282—Bus transfer protocol, e.g. handshake; Synchronisation on a serial bus, e.g. I2C bus, SPI bus
    • G06F13/4291—Bus transfer protocol, e.g. handshake; Synchronisation on a serial bus, e.g. I2C bus, SPI bus using a clocked protocol

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Communication Control (AREA)
  • Information Transfer Systems (AREA)
  • Mobile Radio Communication Systems (AREA)
IN4802CHN2014 2012-01-25 2014-06-25 IN2014CN04802A (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US13/358,312 US20130191569A1 (en) 2012-01-25 2012-01-25 Multi-lane high-speed interfaces for high speed synchronous serial interface (hsi), and related systems and methods
PCT/US2013/023308 WO2013112946A1 (en) 2012-01-25 2013-01-25 Multi-lane high-speed interfaces for high speed synchronous serial interface (hsi), and related systems and methods

Publications (1)

Publication Number Publication Date
IN2014CN04802A true IN2014CN04802A (en) 2015-09-18

Family

ID=47846122

Family Applications (1)

Application Number Title Priority Date Filing Date
IN4802CHN2014 IN2014CN04802A (en) 2012-01-25 2014-06-25

Country Status (10)

Country Link
US (1) US20130191569A1 (en)
EP (1) EP2807572B1 (en)
JP (1) JP6066224B2 (en)
KR (1) KR101680733B1 (en)
CN (1) CN104067252B (en)
BR (1) BR112014018288A8 (en)
ES (1) ES2573285T3 (en)
HU (1) HUE028765T2 (en)
IN (1) IN2014CN04802A (en)
WO (1) WO2013112946A1 (en)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10114789B2 (en) 2015-01-08 2018-10-30 Samsung Electronics Co., Ltd. System on chip for packetizing multiple bytes and data processing system including the same
ES2830732T3 (en) * 2016-02-01 2021-06-04 Star Dundee Ltd Multi-channel communication
CN106790397B (en) * 2016-11-28 2020-06-09 新疆熙菱信息技术股份有限公司 Data service characteristic identification system and method
WO2019070361A1 (en) * 2017-10-03 2019-04-11 Qualcomm Incorporated Dynamically adjustable multi-line bus shared by multi-protocol devices

Family Cites Families (35)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5276808A (en) * 1991-02-04 1994-01-04 International Business Machines Corporation Data storage buffer system and method
US5671377A (en) * 1994-07-19 1997-09-23 David Sarnoff Research Center, Inc. System for supplying streams of data to multiple users by distributing a data stream to multiple processors and enabling each user to manipulate supplied data stream
US5917337A (en) * 1995-12-29 1999-06-29 Cypress Semiconductor Corp. Programmable I/O cell with data conversion capability
US6178448B1 (en) * 1997-06-18 2001-01-23 International Business Machines Corporation Optimal link scheduling for multiple links by obtaining and utilizing link quality information
US6058455A (en) * 1997-07-02 2000-05-02 International Business Corporation RAID system having a selectable unattended mode of operation with conditional and hierarchical automatic re-configuration
US6160819A (en) * 1998-02-19 2000-12-12 Gte Internetworking Incorporated Method and apparatus for multiplexing bytes over parallel communications links using data slices
US6771655B1 (en) * 1998-05-29 2004-08-03 Alcatel Canada Inc. Method and apparatus for managing data transportation
US20040015617A1 (en) * 2001-01-25 2004-01-22 Sangha Onkar S. Flexible network interfaces and flexible data clocking
US6941252B2 (en) * 2001-03-14 2005-09-06 Mcdata Corporation Striping data frames across parallel fibre channel links
US6985502B2 (en) * 2001-11-19 2006-01-10 Hewlett-Packard Development Company, L.P. Time-division multiplexed link for use in a service area network
US7352694B1 (en) * 2001-12-14 2008-04-01 Applied Micro Circuits Corporation System and method for tolerating data link faults in a packet communications switch fabric
US7134056B2 (en) * 2002-06-04 2006-11-07 Lucent Technologies Inc. High-speed chip-to-chip communication interface with signal trace routing and phase offset detection
US7913148B2 (en) * 2004-03-12 2011-03-22 Nvidia Corporation Disk controller methods and apparatus with improved striping, redundancy operations and interfaces
US20060075067A1 (en) * 2004-08-30 2006-04-06 International Business Machines Corporation Remote direct memory access with striping over an unreliable datagram transport
KR100897463B1 (en) * 2004-10-01 2009-05-14 파나소닉 주식회사 Memory card controller, memory card drive device, and computer rederable medium
JP4928732B2 (en) * 2005-01-17 2012-05-09 株式会社リコー Data transfer system and electronic device
KR100721581B1 (en) * 2005-09-29 2007-05-23 주식회사 하이닉스반도체 Multi port memory device with serial input/output interface
US7796652B2 (en) * 2006-05-02 2010-09-14 Diablo Technologies Inc. Programmable asynchronous first-in-first-out (FIFO) structure with merging capability
US7660911B2 (en) * 2006-12-20 2010-02-09 Smart Modular Technologies, Inc. Block-based data striping to flash memory
US20080313240A1 (en) * 2007-06-18 2008-12-18 Freking Ronald E Method for Creating Data Transfer Packets With Embedded Management Information
US8181089B1 (en) * 2007-08-24 2012-05-15 Datadirect Networks, Inc. Method for auto-correction of errors in a solid-state memory system
GB2455527B (en) * 2007-12-11 2012-10-17 Icera Inc Receiver interface
US8661173B2 (en) * 2008-03-31 2014-02-25 Intel Corporation USB data striping
US20090327539A1 (en) * 2008-06-30 2009-12-31 Tommi Kanerva Multiple Die System Status Communication System
JP4857453B2 (en) * 2009-07-01 2012-01-18 テクトロニクス・インターナショナル・セールス・ゲーエムベーハー How to check the correspondence between packets and serial data
US8370706B2 (en) * 2009-10-02 2013-02-05 Infinera Corporation Interleaved correction code transmission
CN101702147B (en) * 2009-11-17 2011-12-21 华为技术有限公司 Data transmission method and high speed data transmission interface device
US8621128B2 (en) * 2009-12-04 2013-12-31 St-Ericsson Sa Methods and systems for reliable link startup
JP2011199572A (en) * 2010-03-19 2011-10-06 Panasonic Corp Mobile terminal device
US8527698B2 (en) * 2010-06-22 2013-09-03 Lsi Corporation Parity-based raid system configured to protect against data corruption caused by the occurrence of write holes
CN101931700B (en) 2010-08-20 2012-12-19 北京天碁科技有限公司 Method for realizing communication between smart mobile phone chips and smart mobile phone
CN102129395A (en) * 2011-03-02 2011-07-20 智比特信息技术（镇江）有限公司 Communication method for implementing multi-process control through single hardware serial port
US20120317356A1 (en) * 2011-06-09 2012-12-13 Advanced Micro Devices, Inc. Systems and methods for sharing memory between a plurality of processors
US8996804B2 (en) * 2011-09-12 2015-03-31 International Business Machines Corporation Optimizing and enhancing performance for parity based storage
US20130100949A1 (en) * 2011-10-25 2013-04-25 Qualcomm Incorporated Dual physical layer transceivers for high speed synchronous interface (hsi) frame interleaving

Also Published As

Publication number Publication date
CN104067252B (en) 2017-03-01
ES2573285T3 (en) 2016-06-07
EP2807572A1 (en) 2014-12-03
WO2013112946A1 (en) 2013-08-01
BR112014018288A8 (en) 2017-07-11
JP6066224B2 (en) 2017-01-25
EP2807572B1 (en) 2016-03-23
HUE028765T2 (en) 2016-12-28
CN104067252A (en) 2014-09-24
KR20140125816A (en) 2014-10-29
KR101680733B1 (en) 2016-11-29
BR112014018288A2 (en) 2017-06-20
US20130191569A1 (en) 2013-07-25
JP2015510182A (en) 2015-04-02

Similar Documents

Publication Publication Date Title
BR112014020942A2 (en)
BR112014017592A2 (en)
BR112014017659A2 (en)
BR112014019577A2 (en)
BR112014017646A2 (en)
BR112014017638A2 (en)
AR092201A1 (en)
BR112014018003A2 (en)
BR112014019707A2 (en)
BR112014018550A2 (en)
BR112014019909A2 (en)
BR112014018687A2 (en)
BR112013027865A2 (en)
BR112014017644A2 (en)
BR112014017647A2 (en)
BR112014017588A2 (en)
BR112014025379A2 (en)
BR112014013184A8 (en)
BR112014017652A2 (en)
BR112014017641A2 (en)
BR112014019736A2 (en)
BR112014017732A2 (en)
BR112014017667A2 (en)
BR112014018204A2 (en)
BR112014019545A2 (en)