GB2527637A

GB2527637A - Switchable secondary playback path

Info

Publication number: GB2527637A
Application number: GB1506258.1A
Authority: GB
Inventors: Tejasvi Das; John L Melanson; John C Tucker; Xiaofan Fei
Original assignee: Cirrus Logic Inc
Current assignee: Cirrus Logic Inc
Priority date: 2014-04-14
Filing date: 2015-04-13
Publication date: 2015-12-30
Anticipated expiration: 2035-04-13
Also published as: GB2527637B; GB201506258D0

Abstract

At high digital input signal magnitudes, a controller 20 selects a sigma-delta DAC circuit 12A with good linearity and low noise, while at low signal magnitudes the controller 20 selects a DAC circuit 13A with low power consumption. The channels may be weighted (44,46, figure 4) in a complementary fashion in dependence on the input signal magnitude. In a multi-stage noise shaping (MASH) arrangement (figure 5), the input signal for the low power DAC circuit is a quantization error signal from a digital delta sigma modulator.Â The digital input signal may be subject to a low pass filter (72, figure 6) in the higher power DAC channel, a high frequency residue being generated by a subtraction circuit (86, figure 6) and fed to the low power DAC.

Description

SWITCHABLE SECONDARY PLAYBACK PATH

FIELD OF DTSCLOSURE

The present disclosure relates in general to circuits for audio devices, including without limitation personal audio devices, such as wireless telephones and media players, and more specifically, to an audio integrated circuit including a switchable secondary playback path.

BACKGROUND

Personal audio devices, including wireless telephones, such as mobile/cellular 1 0 telephones, cordless telephones, MP3 players. and other consumer audio devices, are in widespread use. Such personal audio devices may include circuitry for driving a pair of headphones or one or more speakers. Such circuitry often indudes a speaker driver, including a power amplifier for driving an audio output signal to headphones or speakers.

One existing approach to driving an audio output signal is to employ a playback path for including an active digital-to-analog converter for converting a digital audio signal into an intermediate analog signaL and an output amplifier for amplifying the analog signal to generate the audio output signal. However, the digital-to-analog converter may undesirably consume significant amounts of power.

SUMMARY

In accordance with the teachings of the present disclosure, one or more disadvantages and problems associated with existing approaches to audio playback paths may he reduced or eliminated.

In accordance with embodiments of the present disclosure, a processing system may include a plurality of processing paths including a first processing path and a second processing path, a digital-to-analog stage output, and a controfler. The first processing path may include a first digital-to-analog converter for converting the digital input signal into a first intermediate analog signal, the first digital-to-analog converter configured to operate in a high-power state and a low-power state. The second processing path may include a second digital-to-analog converter for converting a digital input signal into a second intermediate analog signal. The digital-to-analog stage output may be configured to generate an analog signal compnsing a sum of the first intermediate analog signal and the second intermediate analog signal. The controller may be configured to operate the first digital-to-analog converter in the lower-power state when a magnitude ol die digital input signal is below a threshold magnitude.

In accordance with these and other embodiments of the present disclosure, a method may include generating a first intermediate analog signal with a first processing path comprising a first digital-to-analog converter for converting a digital input signal into the first intermediate analog signal, the first digital-to-analog converter configured to operate in a high-power state and a low-power state. The method may also include generating a second intermediate analog signal with a second processing path comprising a second digital-to-analog converter for converting the digital input signal into the second intermediate analog signal. The method may further include generating an analog signal comprising a sum of the first intermediate analog signal and the second intermediate analog signal. The method may additionafly include operating the first digital-to-analog converter in the lower-power state when the digita' input signal is below a threshold 1 5 magnitude.

Technical advantages of the present disclosure may be readily apparent to one skilled in the art from the figures. description and claims included herein. The objects and advantages of the embodiments will he realized and achieved at least by the elements.

features, and combinations particularly pointed out in the claims.

2 0 It is to be understood that both the foregoing general description and the following detailed description are examples and explanatory and are not restrictive of the claims set

forth in this disclosure.

BRIEF DESCRIPTION OF THE DRAWINGS

A more complete understanding of the present embodiments and advantages thereof niay be acquired by refening to the following description taken in conjunction with the accompanying drawings, in which like reference numbers indicate like features, and wherein: FIGURE 1 illustrates an example personal audio device, in accordance with

embodiments of the present disclosure;

FIGURE 2 illustrates a block diagram of selected components of an example audio integrated circuit of a personal audio device, in accordance with embodiments of

the present disclosure;

FIGURE 3 illustrates a block diagram of selected components of an example integrated circuit, with detail depicting selected components of processing paths and an amplifier. iii accordance with embodiments of the present disclosure; FIGURE 4 illustrates a block diagram of selected components of another example integrated circuit, with detail depicting selected components of processing paths and an amplifier, in accordance with embodiments of the present disclosure; FIGURE 5 illustrates a block diagram of selected components of an example integrated circuit in which portions of processing paths are implemented using a multi-stage noise-shaping structure, in accordance with embodiments of the present disclosure; and FIGURE 6 illustrates a block diagram of selected components of another example integrated circuit, with detail depicting selected components of processing paths and an amplifier, in accordance with embodiments of the present disclosure.

DETAILED DESCRWTION

FIGURE 1 illustrates an example personal audio device 1. in accordance with embodiments of the present disclosure. FIGURE 1 depicts personal audio device 1 coupled to a headset 3 in the form of a pair of earhud speakers 8A and SB. Headset 3 depicted in FIGURE 1 is merely an example, and it is understood that personal audio 2 0 device 1 may be used in connection with a variety of audio transducers, including without.

limitation, headphones. earhuds, in-ear earphones, and external speakers. A plug 4 may provide for connection of headset 3 to an electrical terminal of personal audio device 1.

Personal audio device 1 may provide a display to a user and receive user input using a touch screen 2, or alternatively, a standard liquid crystal display (LCD) may be combined with various buttons, sliders, and/or dials disposed on the face and/or sides of personal audio device 1. As also shown in FIGURE 1. pcrsonal audio devicc 1 may include an audio integrated circuit (IC) 9 for generating an analog audio signal for transmission to headset 3 and/or another audio transducer.

FIGURE 2 illustrates a block diagram of selected components of an example audio IC 9 of a personal audio device, in accordance with embodiments of the present disclosure. As shown in FIGURE 2, a microcontroller core 18 may supply a digital audio input signal DIG_IN to each of a first processing path 12 and a second processing path 13, which may respectively process and convert the digital audio input signal to a first intermediate analog signal VLNA and a second intermediate analog signal VINB. A combiner 14 may combine (e.g., sum) first intermediate analog signal VLNA and second intermediate anathg signal VINB to generate anathg signal V11. Thus, the combination of first processing path 12. second processing path 13. and combiner 14 may serve as a digital-to-analog stage configured to generate an analog signal at the output of the digital-to-analog stage comprising a sum or other combination of first intermediate analog signal VTNA and second intermediate analog signal VTNB. Although shown as single-ended signals in FIGURE 2, in some embodiments, first intermediate analog signal VTNA, second intermediate analog signal VLNB and/or analog signal VLN may comprise a differential signal. In addition, although FIGURE 2 depicts two processing paths 12 and 13, audio IC 9 may comprise any suitable number of processing paths.

Combiner 14 may supply analog signal Vr to an amplifier stage 16 which may amplify or attenuate audio input signal yIN to provide an audio output signa' VOUT, which may operate a speaker, headphone transducer, a line level signal output. and/or other suitable output. Although shown as a single-ended signal in FIGURE 2, in sonic embodiments, audio output signal VOTJT may comprise a differential signal. A power supply 10 may provide the power supply rail inputs of amplifier stage 16. In some embodiments, power supply 10 may comprise a battery.

As shown in FIGURE 2. audio IC 9 may include a controller 20 configured to, 2 0 based on digital audio input signal DIG_IN, control operation of one or more of first processing path 12, second processing path 13, and amplifier stage 16. For example, in some embodiments, a digital-to-analog converter of processing path 12 may be configured to operate in a high-power state (e.g.. fully operational) and a low-power state (e.g., powered off, powered down to a standby state, etc.), and controller 20 may operate such digital-to-analog converter in one of the high-power state or low-power state based on a magnitude of digital audio input signal DIG_IN, as described in greater detail below.

In these and other embodiments, controller 20 may, when the magnitude of the digital audio input signal DIG_IN is below a threshold magnitude, cause first processing path 12 to output first intermediate analog signal VTNA having an approximately zero magnitude, as described in greater detail below. In these and other embodiments, controller 20 may, when the magnitude of digital audio input signal DIG_IN is above the threshold magnitude, cause second processing path 13 to output second intermediate analog signal VTNB having an approximately zero magnitude, as described in greater detail below. In these and other embodiments, controller 20 may vary relative gains of first processing path 12 and second processing path 13 based on the magnitude of digital audio input signal DIG_IN, as described in greater detail helow. In these and other embodiments, portions of first processing path 12 and second processing path 13 may be implemented as a multi-stage noise-shaping (MASH) structure, and in such embodiments, controller 20 may cause portions of the multi-stage noise-shaping structure to operate in a lower-power mode and/or control which portions of the multi-stage noise-shaping structure process digital audio input signal DIG_IN, as described in greater detail below.

FIGURE 3 illustrates a block diagram of selected components of an example IC circuit 9A, with detail depicting selected components of processing paths 12A and 13A and amplifier stage 16, in accordance with embodiments of the present disclosure. In some embodiments, audio IC 9A depicted in FIGURE 3 may implement all or a portion of audio IC 9 described with respect to FIGURE 2. As shown in FIGURE 3, microcontroller core 18 may supp'y digital audio input signal DIG_IN to each ol a first processing path 12A and a second processing path 13A. In sonic embodiments, first processing path 12A and second processing path 13A depicted in FIGURE 3 may respectively implement all or a portion of first processing path 12 and second processing path 13 described with respect to FIGURE 2.

First processing path 12A may comprise a digital-to-analog converter (DAC) 22A, 2 0 which may convert. digital audio input signal DIG_IN into first intermediate analog signal VINA. DAC 22A may comprise a della-sigma modulator and/or any other system or device for performing the functionality thereof. As shown in FIGURE 3, controller 20 may communicate one or more control signals to DAC 22A configured to control operation of DAC 22A. as described in greater detail below.

Second processing path 13A may comprise a DAC 23A, which may convert digital audio input signal DIG_IN into sccond intcrmcdiatc analog signal VINB. As shown in FIGURE 3, DAC 23A may comprise a resistor ladder comprising a plurality oF resistors 32 each coupled to each other at respective First terminals and each coupled at their respective second terminals to a colTesponding driver (e.g., output drivers of microncontroller core 18) driving a signal indicative of the value of a single bit of digital audio input signal DIG_IN. The resistances of the individual resistors 32 may be based on the type of signal encoding used. For example, in a thermometer coding implementation, resistors 32 may have approximately equal resistances, such that DAC 23A may convert digital audio input signal DIG_IN into second intermediate analog signal VLNB by applying each hit of digital audio input signal DIG_IN to a corresponding resistor 32, such that the second intermediate analog signal VINB has a magnitude corresponding to thc number of asserted bits of digital audio input signal DIG_IN. As another example, in traditional digital encoding in which each bit has a different weight (e.g., each bit other than a least significant bit has a weight twice that of another bit), the resistances of resistors 32 may be weighted in accordance with the weight of the bits.

Also as shown in FIGURE 3, controller 20 may communicate one or more control signals to second processing path l3A configured to control operation of second processing path 13A, as described in greater detail below. For instance, in some embodiments, controller may control a switch 34 of second processing path l3A, such that when switch 34 is activated (e.g.. closed. enabled, turned on), DAC 23A may communicate a signal to amplifier stage 16 (e.g., to an inverting terminal of an operational amplifier internal to amplifier stage 16), as described in greater detail below. On the other band, when switch 34 is deactivated (e.g.. opened, disabled, turned off). DAC 23A may not communicate a signal to amplifier stage 16.

Also as depicted in FIGURE 3. second processing path 13A may comprise a digital filter 25. Digital filter 25 may comprise any system. device, or apparatus configured to perform mathematical operations on a digital signal (e.g., digital audio input signal DIG_IN output by microcontroller core 18) to reduce or enhance certain aspects of such digita' signaL For example, in some embodiments, digital filler 25 may provide delay matching between first processing path 12A and second processing path l3A. Although digital filter 25 is shown interfaced between microcontroller core 18 and switch 34, digital filter 25 may be placed at any suitable location within processing path 1 3A. In addition, in other embodiments of the present disclosure, digital filter 25 may he replaced with a delay elcmcnt configurcd to tinic delay digital audio input signal DIG_N by a desired amount.

Due to their different architectures, DAC 22A and DAC 23A may have different signal processing capabilities and performance. For example, DAC 23A may. when converting digital audio input signal DIG_IN into second intermediate analog signal VTNB.

consume less power than does DAC 22A when converting digital audio input signal DIG_IN into first intermediate analog signal VINA. As another example, DAC 22A may introduce lesser noise into first processing path 12A relative to noise introduced into second processing path 13A by DAC 23A. As a further example, at larger magnitudes of digital audio input signal DIG_IN, DAC 22A may provide a higher linearity in converting digital audio input signal DIG_IN into first intermediate analog signal VINA rdative to that of DAC 23A in converting digital audio input signal DIG_IN into second intermediate analog signal VTNTI.

Accordingly, controller 20 may operate such that when a magnitude of digital audio input signal DIG_IN is greater than a threshold magnitude (e.g., at 20 decibels below full-scale magnitude of digital audio input signal DIG_IN), controller 20 may in essence select first processing path 12A as the active processing path, while masking or disabling second processing path 13A, in order to ensure linearity of analog signal Vth being communicated to amplifier stage 16. For instance, for a magnitude of digital audio input signal DIG_IN greater than a threshold magnitude. controller 20 may communicate one or more control signals to DAC 22A indicating that DAC 22A is to operate in its high-power mode, while communicating one or more control signals to second processing path 13A. indicating that the output of DAC 23A should not be communicated to amplifier stage 16 (e.g., by deactivating switch 34). Accordingly, when the magnitude of digital audio input signal DIG_IN is above the threshold magnitude, controller 20 may cause second processing path l3A to output second intermediate analog signal Vmia having an approximately zero magnitude.

On the other hand, controller 20 may operate such that. when a magnitude of digital audio input signal DIG_IN is lesser than the threshold magnitude, controller 20 may in essence select second processing path 13A as the active processing path, while masking or disabling first. processing path l2A, in order to minimize power consumption of audio IC 9, while operating DAC 23A at a signal magnitude in which it may provide adequate linearity of first intermediate analog signal VINB communicated to aniphfier stage 16. For instance, for a magnitude of digital audio input signal DIG_IN lesser than a threshoM magnitude, controller 20 may communicate one or more control signals to DAC 22A indicating that DAC 22A is to operate in its low-power mode. Such one or more control signals may also cause first processing path l2A to output first intermediate analog signal VTNA having an approximately zero magnitude. In addition, for a magnitude of digital audio input signal DIG_IN lesser than a threshold magnitude, controller 20 may communicate one or more control signals to second processing path 13A, indicating that the output of DAC 23A is to be communicated to amplifier stage 16 (e.g., by activating switch 34). When the magnitude of digital audio input signal DIG_IN is lesser than the threshoM magnitude, operational amplifier 22 of amplilier stage 16 may effectively operate as a transinductance amplifier.

As shown in FIGURE 3, amplifier stage 16 may comprise an operational amplifier 22, a switched resistor network 24 comprising a resistor string 28 having a plurality of taps each coupled to a corresponding switch 29, and a plurality of variable resistors 30 including at least one variable resistor 30 coupled between a negative input terminal of amplifier stage 16 of the positive input of operational amplifier 22 and one vanable resistor 30 coupled between the positive input, of operational amplifier 22 and a ground voltage. To apply a desired analog gain to amplifier stage 16, switches 29 may he selectively opened and closed to create an effective resistance between a negative input of operational amplifier 22 and the output. of operational amplifier 22. and the resistances of variable resistors 30 may he set appropriately. In some embodiments, switches 29 and variable resistors 30 may he controlled by controller 20. Although FIGURE 3 depicts a particular architecture for providing analog gain of amplifier stage 16, other suitable architectures may be applied in accordance with this disclosure. As described above, second processing path 13A niay output second intermediate analog signal VLNB to the negative input of operational amplifier 22. Accordingly, such negative input of operational amplifier 22 may operate as combiner 14 of FIGURE 2, thus effectively 2 0 summing first intermediate analog signal VINA and second intermediate analog signal VINB, wherein the value of one of such inputs to such negative input may he approximately zero. In some embodiments, controller 20 may control the analog gain of amplifier stage 16 based on the magnitude of digital audio input signal DIG_IN, an identity of which of first processing path 12A and second processing path 13A is selected as an active processing path, and/or another suitable characteristic of audio IC 9A. In thcsc and other embodiments, controller 20 may communicate one or more control signals to power supply 10, indicating an operational mode in which to operate or a supply voltage to output. For example, controller 20 may cause power supply 10 to output a supply voltage based on a magnitude of digital audio input signal DIG_IN, such that a higher supply voltage is provided for higher-magnitude signals and a lower supply voltage is provided for lower-magnitude signals, which may allow amplifier stage 16 to operate at decreased power levels when processing lower magnitude signals.

FIGURE 4 illustrates a block diagram of selected components of an example audio IC 9B. with detail depicting selected components of processing paths 12B and 13B and amplifier 16, in accordance with embodiments of the present disclosure. In some embodiments, audio IC 9B depicted in FIGURE 4 may implement all or a portion of audio IC 9 described with respect to FIGURE 2. As shown in FIGURE 4, microcontroller core 18 may supply digital audio input signal DIG_IN to each of a first processing path l2B and a second processing path 13B. In some embodiments, first processing path 12B and second processing path 13B depicted in FIGURE 4 may respectively implement all or a portion of first processing path 12 and second processing path 13 described with respect to FIGURE 2.

First processing path 12B may comprise a gain element 44. a digital delta-sigma modulator 40. and a DAC 22B. Gain element 44 may comprise any system, device, or apparatus for applying a first gain of gain element 44 to digital audio input signal DIG_IN and communicating the resulting signal to digital delta-sigma modulator 40. The first gain of gain element 44 may be controlled based on one or more control signals received from controller 20, as described in greater detail below. Although gain element 44 is shown as a digital gain element interfaced between nucrocontroller core 18 and digital delta-sigma modulator 40, gain element 44 may he placed at any suitahle location within processing path 12th and may in some embodiments comprise an analog gain element placed at or downstream of the output of DAC 22B.

Digital delta-sigma modulator 40 may comprise any suitable system. device or apparatus configured to, in the digital domain, process a first digital signal (e.g., digital audio input signal DIG_IN as modified by the first gain of gain element 44) to convert the first digital signal into a resulting second digital signal, which may or may not have the same number of hits as the first digital signal. In some embodiments, the resulting second digital signal may have two quantization levels (e.g., a single-bit signal or any other digital signal having two quantization levels). An example embodiment of digital delta-sigma modulator 40 is set forth in U.S. Pat. AppI. Ser. No. 14/247.686 by John L. Melanson et al,, filed on April 8, 2014, and entitled "Systems and Methods for Generating a Digital Output Signal in a Digital Microphone System" DAC 22B may receive the digital signal output by digital delta-sigma modulator and convert such signal into first intermediate analog signal VINA. As shown in FIGURE 4, controller 20 may communicate one or more control signals to DAC 22B configured to control operation of DAC 22B, as described in greater detail below.

Second processing path 13B may comprise a gain dement 46. a digital delta-sigma modulator 42. a digital filter 48. a switch 29. and a DAC 23B. Gain element 46 may comprise any system, device, or apparams for multiplying a second gain of gain element 46 to digital audio input signal DIG_IN and communicating the resulting signal to digital delta-sigma modulator 42. The second gain of gain element 46 may be controlled based on one or more control signals received from controller 20, as described in greater detail below. Although gain element 46 is shown as a digital gain element interfaced between microcontrofler core 18 and digital delta-sigma modulator 42. gain element 46 may be placed any suitable location within processing path 13B. and may in some embodiments comprise an analog gain element placed at or downstream of the output of DAC 23B.

Digital delta-sigma modulator 42 may comprise any suitable system. device or apparatus configured to. in the digital domain, process a first digital signal (e.g., digital audio input signal DIG_IN as modified by the second gain of gain element 46) to convert the first digital signal into a resulting second digital signal. which may or may not have the same number of bits as the first digital signal. In some embodiments, the resulting second digital signal may have two quanlization levels (e.g., a single-bit signal or any other digital signal having two quantization levels). An example embodiment of digital delta-sigma modulator 42 is set forth in U.S. Pat. Appl Scr. No. 14/247,686 by John L. Melanson et al., filed on April 8, 2014, and entitled "Systems and Methods for Generating a Digital Output Signal in a Digital Microphone System" Digital filter 48 may comprise any system. device, or apparatus configured to perform mathematical operations on a digital signal (e.g., the signal output by digital sigma-delta modulator 42) to rcducc or cnhancc ccrtain aspects of such digital signal. For example, in some embodiments, digital filter 48 may provide delay matching between first processing path 12B and second processing path 13B. Although digital filter 48 is shown interfaced between digital delta-sigma modulator 42 and DAC 23B. digital filter 48 may be placed at any suitable location within processing path 13B. In addition, in other embodiments of the present disclosure, digital filter 48 may be replaced with a delay clement configured to time delay the signal output by digital delta-sigma modulator 42 by a desired amount.

Controller 20 may communicate one or more control signals to second processing path I 3B configured to control operation of second processing path 13W as described in greater detail below. For instance, in some embodiments, controller 20 may control a switch 49 of second processing path 13W such that when switch 49 is activated (e.g., closed, enabled, turned on) DAC 23B may communicate a signal to amplifier stage 16 (e.g., to an inverting terminal of an operational amplifier internal to amplifier stage 16), as described in greater detail below. On the other hand, when switch 49 is deactivated (e.g., opened, disabled, turned off). DAC 23B may not communicate a signal to amplifier stage 16.

DAC 23B may receive the digital signal output by digital filter 48 via switch 49 and convert such signal into second intermediate analog signal VfNB. As shown in FIGURE 4, DAC 23B may comprise a resistor ladder similar or identical to DAC 23A depicted in FIGURE 3. Amplifier stage 16 of audio IC 9B may he of similar architecture to that of FIGURE 3, and may interface with DAC 23B in a similar manner as amplifier stage interfaces DAC 23A in FIGURE 3.

Due to their different architectures, DAC 22B and DAC 23B may have different signal processing capabilities and performance. For example, DAC 23B when converting digital audio input signal DIG_IN into second intermediate analog signal VLNB may consume less power than does DAC 22B when converting digital audio input signal 2 0 DIG_IN into first intermediate analog signal VINA. As another example. DAC 22B may introduce lesser noise into first processing path l2B relative to noise introduced into second processing path 13B by DAC 23B. As a further example, at larger magnitudes of digital audio input signal DIG_IN. DAC 22B may provide a higher linearity in converting digital audio input signal DIG_IN into first intermediate analog signal VINA relative to that of DAC 23B in converting digital audio input signal DIG_IN into second intermediate analog signal VINK.

Accordingly. controfler 20 may operate to control the first gain of gain element 44 and the second gain of gain element 46 so as to effectively cross-lade the proportion ol digital audio input signal DIG_IN processed by each of first processing path 12B and second processing path l3B. Thus, when a magnitude of digital audio input signal DIG_IN is lesser than a threshold magnitude, controller 20 may in essence select second processing path 13B as the active processing path by setting the second gain of gain element 46 such that the full magnitude of digital audio input signal DIG_Th is passed through gain element. 46, while setting the first gain of gain element 44 to approximately tero. which may cause Iirst processing path I 2B to output Iirst intermediate analog signal VINA equal to approximately iero. in order to minimiie power consumption ol audio IC 9B. while operating DAC 23B at a signal magnitude in which it may provide adequate linearity of second intermediate analog signal VINB communicated to amplifier stage 16.

in these and other embodiments, when a magnitude of digital audio inpul signal DiG_IN is lesser than a threshold magnitude, controller 20 may also cause DAC 22B and/or other components of processing path 12B to enter its low-power state.

At magnitudes of digital audio input signal DIG_IN greater than the threshold magnitude, controfler 20 may vary the first gain of gain clement 44 and the second gain of gain element 46 in order to cross-fade between first processing path 12B and second processing path 13B. For example, controller 20 may increase (e.g.. continuously or in steps) die first gain of gain element 44 and decrease (e.g.. continuously or in steps) the second gain of gain element 46 as the magnitude of digital audio input signal DIG_IN increases and vice versa. Thus, for higher magnitudes of digital audio input signal DIG_IN, first processing path 12B may dominate providing the linearity which may be required for higher-magnitude signals. while for lower magnitudes of digital audio input signal DIG_IN, second processing path 13B may dominate, allowing for reduction in power consumption. In these and other embodiments, controller 20 may further be 2 0 configured to vary the first gain and the second gain such that. the sum of the first gain and the second gain remains substantially constant (e.g., unity) as the magnitude of digital audio input signal DIG_IN varies.

As in audio IC 9A of FIGURE 3, in FIGURE 4. the negative input of operational amplifier 22 may operate as combiner 14 of FIGURE 2, thus effectively summing first intermediate analog signal VLNA and second intermediate analog signal VINB. In some embodiments, controller 20 may control the analog gain of amplifier stage 16 based on the magnitude of digital audio input signal DIG_IN, an identity ol which of first processing path 12B and second processing path 13B is selected as an active processing path, and/or another suitable characteristic of audio IC 9B. In these and other embodiments, controller 20 may communicate one or more control signals to power supply 10, indicating an operational mode in which to operate or a supply voltage to output. For example, controller 20 may cause power supply 10 to output a supply voltage based on a magnitude of digital audio input signal DIG_ll, such that a higher supply voltage is provided for higher-magnitude signals and a lower supply vokage is provided for lower-magnitude signals. which may allow amplifier stage 16 to operate at decreased power levels when processing lower magnitude signals.

FIGURE 5 illustrates a block diagram of selected components of an example audio IC 9C in which portions of processing paths 12C and 13C are implemented using a multi-stage noise-shaping structure, in accordance with embodiments of the present disclosure. In some embodiments, audio IC 9C depicted in FIGURE 5 may implement all or a portion of audio IC 9 described with respect to FIGURE 2. As shown in FIGURE 5, microcontroller core 18 may supply digital audio input signal DIG_IN to a first processing path l2C, a portion of which may he processed by a second processing path 13C. In some embodiments, first processing path 12C and second processing path 13C depicted in FIGURE 5 may respectively implement all or a portion of first processing path 12 and second processing path 13 described with respect to FIGURE 2.

First processing path 12C may comprise a digital delta-sigma modulator 50, a selector 54. a mismatch shaper/filter 56, a DAC 22C, and a summer 68. Digital delta-sigma modulator 50 may comprise any suitable system. device or apparatus configured to, in the digital domain, process a first digital signal (e.g.. digital audio input signal DIG_IN) to convert the first digital signal into a resulting second digital signal. which may or may not have the same number of bits as the first digital signal. In some embodiments, the resulting second digital signal may have two quantiLation levels (e.g., a single-hit signal or any other digital signa' having two quantization levels). An example embodiment of digital delta-sigma modulator 50 is set forth in U.S. Pat. Appi. Ser. No. 14/247,686 by John L, Melanson et a!., filed on April 8, 2014, and entitled "Systems and Methods for Generating a Digital Output Signal in a Digital Microphone System" As shown in FIGURE 5, digital delta-sigma niod&ator 50 may include an input summer 60, a loop filter 62, a quantizer 64, and a feedback DAC 66. Input summer 60 may generate an error signal equal to a difference hetween digital audio input signal DIG_IN and a leedhack signal, and communicate such error signal to loop filter 62. Loop filter 62 may include one or more integrator stages, such that loop filter 62 operates as digital filter of the error signal and generates a filtered digital signal to quantizer 64 based on the error signal. The output from ioop filter 62 may be quantized by quantizer 64 which may convert the filtered digital signal into another intermediate digital signal.

Feedback DAC 66 may comprise any suitable system, device, or apparatus configured to convert a digital feedback signal generated by quantizer 64 into an equivalent anathg feedback signal to he summed at summer 60.

Selector 54 may comprise any system, device, or apparatus configured to selectively enable and disable first processing path 12C from producing an output signal.

in some embodiments, selector 54 may comprise an AND gate or similar logical structure that implements logical conjunction such that when a control signal from received from controller 20 is deasserted (e.g., logic 0). selector 54 outputs a digital signal of value zero, awl when the control signal is asserted (e.g., logic 1). selector 54 outputs a signal equal or equivalent to a digital signal output by digital ddta-sigma modulator 50. In other embodiments, selector 54 may comprise a gain element configured to apply a gain to the digital signal output by digital delta-sigma modulator 50 based on a control signal from controller 20, such that the output of selector 54 may he faded continuous'y or in steps between zero and a value equal or equivalent to the digital signal output by digital delta-sigma modulator 50.

Mismatch shaper/filter 56 may comprise a digital filter configured to shape nusmatch of digital-to-analog elements of DAC 22C. For example, in some embodiments, mismatch shaper/filter 56 may perform dynamic element matching of digital-to-analog elements of DAC 22C to reduce intersymbol interference or other signal distortive effects.

DAC 22C may receive the digital signal output by mismatch shaper/filter 56 and convert such signal into first intermediate analog signal VTNA. As shown in FIGURE 5.

controller 20 may communicate one or more control signals to DAC 22C configured to control operation of DAC 22C, as described in greater detail below.

Summer 68 may subtract the output of selector 54 from the output of loop filter 62. which results in an crror signal ERROR indicativc of a quantization error of digital delta-sigma modulator 50 when first processing path 12C is enaffled by selector 54 and which may he approximately equal to digital audio input signal DIG_IN when first processing path 12C is disabled by selector 54.

Second processing path 13C may comprise a digital filter 58, a digital delta-sigma modulator 52, and a DAC 23C. Digital filter 58 may comprise any system, device, or apparatus configured to perform mathematical operations on a digital signal (e.g., error signal ERROR) to reduce or enhance certain aspects of such digital signal. For example.

in some embodiments. digital filter 58 may provide latency matching between first processing path 12C and second processing path 13C. Although digital filter 58 is shown interfaced between digital delta-sigma modulator 50 and digital della-sigma modulator 52. digital filter 58 may be placed at any suitable location within processing path 13C.

Digital delta-sigma modulator 52 may comprise any suitable system, device or apparatus configured to, in the digital domain, process a first digital signal (e.g.. error signal ERROR as filtered by digital filter 58) to convert the first digital signal into a resulting second digital signal, which may or may not have the same number of bits as the first digital signal. In some embodiments, the resulting second digital signal may have two quantization levels (e.g., a single-bit signal or any other digital signal having two quantization levels). An example embodiment of digital delta-sigma modulator 42 is set forth in U.S. Pat. Appl. Ser. No. 14/247,686 by John L. Melanson et al., filed on April 8, 2W4, and entitled "Systems and Methods for Generating a Digital Output Signal in a Digital Microphone System." DAC 23C may receive the digital signal output by digital delta-sigma modulator 52 and convert such signal into second intermediate analog signal VTNB.

Combiner 14 may sum first interniediate analog signal VINA and first intermediate analog signal VLNB to generate analog signal VLN to he amplified by amplifier stage 16 in order to generate output voltage VOUT.

2 0 Controller 20 may operate to control selector 54 based on a magnitude of digital audio input signal DIG_IN. For instance, when a magnitude of digital audio input signal DIG_IN is greater than a threshold magnitude (e.g., 20 decibels below full scale magnitude of digital audio input signal DIG_IN), controller 20 may communicate a control signal enabling selector 54 to pass the output of digital delta-sigma modulator 50 to mismatch shaper/filter 56. Thus, for magnitudes of digital audio input signal DIG_IN greater than a threshold magnitude, first processing path 12C may effectively behavc as a first stage of a multi-stage noise shaping (MASH) structure while second processing path 13C may effectively behave as a second stage of a MASH structure, such that second processing path l3C shapes the quantization noise/error of digital-delta sigma modulator 50.

Because such quantization error is generally significantly less than the magnitude of digital audio output signal DIG_IN, the magnitude of error signal ERROR processed by second processing path 13C is typically less than the full-scale signal magnitude processed by first processing path 12C. Accordingly, components of second processing path l3C, such as DAC 23C, may operate with lower power consumption than those of processing path I 2C. Taking advantage of this leature, when a magnitude of digital audio input signal DIG_IN is lesser than the threshold magnitude. controller 20 may communicate a control signal to selector 54 such that a signal of approximately zero is communicated to mismatch shaper/filter 56. At sufficiently low magnitudes, error signal ERROR may be approximately equal to digital audio input signal DIG_IN, such that the entire magnitude of digital audio input signal DIG_IN may be processed entirely by second processing path 13C. Accordingly. at such low magnitudes, controller 20 may minimize power consumption by placing DAC 22C or other components of first processing path l2C in a low-power state.

In addition, as noted above, in some embodiments, selector 54 may act as a gain element such that the contrcA signal communicated by controller 20 to sdector 54 serves to cross-lade processing among first processing path 12C and second processing path l3C in accordance with the value of the control signal.

FIGURE 6 illustrates a block diagram of selected components of an example audio IC 9D. with detail depicting selected components of processing paths l2D and l3D and amplifier 16, in accordance with embodiments of the present disclosure. In some embodiments, audio IC 9D depicted in FIGURE 6 may implement all or a portion of audio IC 9 described with respect to FIGURE 2. As shown in FIGURE 6.

microcontroller core 18 may supply digital audio input signal DIG_IN to each of a first processing path 12D and a second processing path 13D. In some embodiments, first processing path 12D and second processing path 13D depicted in FIGURE 6 may respectively implement all or a portion of first processing path 12 and second processing path 13 descrihed with respect to FIGURE 2.

First processing path 12D may comprisc a digital filtcr 72, a digital delta-sigma modulator 74, a DAC 22D, switches 76 and 78, and a high-gain outpui which may he implemented by resistors 7. Digital filter 72 may comprise any system. device, or apparatus configured to perform mathematical operations on a digital signal (e.g., digital audio input signal DIG_IN) to reduce or enhance certain aspects of such digital signal.

For example. in some embodiments, digital filter 72 may comprise a low-pass filter that filters out high-frequency components of digital audio input signal DIG_IN and passes low-frequency components of digital audio input signal DIG_IN to its input, such that low-frequency components may be processed by first processing path 12D and high-frequency components maybe processed by second processing path l3D, as described in greater detail below.

Digital delta-sigma modulator 74 may comprise any suitable system. device or apparatus configured to, in the digital domain, process a first digital signal (e.g., digital audio input signal DiG_IN as filtered by digital filter 72) to convert the first digital signal into a resulting second digital signal, which may or may not have the same number of bits as the first digital signal. In some embodiments, the resulting second digital signal may have two quantization levels (e.g., a single-bit signal or any other digital signal having two quantization levels). An example embodiment of digital delta-sigma modulator 74 is set forth in U.S. Pat. AppI. Ser. No. 14/247,686 by John L. Melanson et al.. filed on April 8, 2014, and entitled "Systems and Methods for Generating a Digital Output Signal in a Digital Microphone System." DAC 22D may receive the digital signal output by digital della-sigma modulator 74 and convert such signal into an analog signal. Such analog signal may then be amplified or attenuated by the high-gain output comprising resistors 79 to generate first intermediate analog signal YLNA. wherein the magnitude of the gain of the high-gain output may he a function of the resistances of resistors 79. As shown in FTGURE 6, controller 20 may communicate one or more control signals to DAC 22D configured to control operation of DAC 22D, as described in greater detail below.

As also shown in FIGURE 6, controller 20 may also communicate one or more control signals to first processing path l2D configured to control operation of first processing path l2D, as described in greater detail below. For instance, in some embodiments, controller 20 may control a switch 76 of first processing path 12D, such that when switch 76 is activated (e.g., closed, enabled, turned on) the output of digital filter 72 may be passcd to digital delta-sigma modulator 74 and gain element 84 of second processing path 13D. On the other hand, when switch 76 is deactivated (e.g.. opened, disabled, turned oil), no signal may he passed to digital della-sigma modu'ator 74 and gain element 84 of second processing path 13D. Furthermore, in these and other embodiments, controller 20 may control switches 78 of first processing path l2D, such that when switches 78 are activated (e.g., closed, enabled, turned on) the output of DAC 22D and the high-gain output may he passed to amplifier stage 16.

Second processing path 13D may comprise a gain element 82, a gain element 84, a combiner 86, a digital delta-sigma modulator 88, a DAC 23D, and a low-gain output which may he implemented by resistors 8%. Gain dement 82 may comprise any system.

device, or apparatus for multiplying a gain of gain element 82 to digital audio input signal DIG_IN and communicating the resulting signal to combiner 86. hi some embodiments, the gain of gain element 82 may be a fixed gain. Similarly, gain element 84 may comprise any system, device, or apparatus for multiplying a gain of gain element 84 to the output of digital filter 72 of first processing path l2D and communicating the resulting signal to combiner 86. In some embodiments, the gain of gain element 84 may be a fixed gain. In these and other embodiments, the gains of gain elements 82 and 84 may be approximately equal. Although gain elements 82 and 84 are shown as digital gain elements placed at particular locations in second processing path 13D, gain elements 82 and 84 may be placed any suitable thcation within processing path l3D. For example, in some embodiments, gain elements 82 and 84 may he replaced with a single gain element placed downstream of combiner 86.

Combiner 86 may comprise any system, device, or apparatus for subtracting digital audio input signal DIG_IN as filtered by digital filter 72 from an unfiltered version of digital audio input signal DTG_1N, such that combiner 86 outputs a signal representing the components of digital audio input signal DIG_IN filtered out by digital filter 72 (e.g., 2 0 high-frequency components) as modified by gain elements 82 and 84.

Digital delta-sigma modulator 88 may comprise any suitable system, device or apparatus configured to, in the digital domain, process a first digital signal (e.g., the digital signal output by combiner 86) to convert the first digital signal into a resulting second digital signal, which may or may not have the same number of bits as the first digital signal. In sonic embodiments, the resulting second digital signal may have two quantization levels (e.g., a single-bit signal or any other digital signal having two quantiiation levels). An example embodiment ol digital delta-sigma modu'ator 88 is set forth in U.S. Pat. AppI. Ser. No. 14/247,686 by John L. Melanson et al., filed on April 8, 2014, and entitled "Systems and Methods for Generating a Digital Output Signal in a Digital Microphone System." DAC 23D may receive the digital signal output by digital delta-sigma modulator 88 and convert such signal into an analog signal. Such analog signal may then he amplified or attenuated by the low-gain output comprising resistors 89 to generate second intermediate analog signal VNB. wherein the magnitude of the gain of the low-gain output.

maybe a function of the resistances of resistors 89. In some embodiments, the gain of the high-gain output of first processing path 12D, the low-gain output of second processing path 13D, and gain elements 82 and 84 may be selected or set such that the path gains of first processing path 12D and second processing path 13D are approximately equal. For example, if gain elements 82 and 84 have a gain of K, (he ratio of gain of the high-gain output to the gain of the low-gain output may also be K (e.g., resistors 89 may have resistances K times greater than resistors 79).

DAC 22D and DAC 23D may have different architectures, and thus may have different signal processing capabilities and performance. For example, DAC 23D when converting digital audio input signal DIG_IN into second intermediate analog signal VfNB may consume less power than does DAC 22D when converting digital audio input signal DIG_IN into first intermediate analog signal VINA. As another example. DAC 22D may introduce lesser noise into first processing path I 2D rdative to noise introduced into second processing path 13D by DAC 23D. As a further example, at larger magnitudes of digital audio input signal DIG_IN, DAC 22D may provide a higher linearity in converting digital audio input signal DIG_IN into first intermediate analog signal VINA relative to that of DAC 23D in converting digital audio input signal DIG_IN into second intermediate analog signal VINB.

Accordingly, controller 20 may operate such that when a magnitude of digital audio input signal DIG_IN is greater than a threshold magnitude (e.g., at 20 decibels below full-scale magnitude of digital audio input signal DIG_IN), controller 20 may in essence select first processing path 12D as an active processing path, such that first processing path 12D processes signal components passed by digital filter 72 and second processing path 133D processes signal components filter by digital filter 72. In some embodiments, digital filter 72 niay not be present, and in such embodiments, the output of combiner 86 may he zero such that second processing path 13D is eifectivdy disabled.

Thus, for magnitudes of digital audio input signal DIG_IN above the threshold magnitude, the higher performance first processing path 12D may handle low-frequency content (or all of the content when digital filter 72 is not present), as low-frequencies may be more likely to include most of the signal magnitude. Thus, for a magnitude of digital audio input signal DIG_IN greater than a threshold magnitude. controller 20 may communicate one or more control signals to DAC 22D indicating that DAC 22D is to operate in its high-power mode (e.g.. DAC 22 is to be enabled), while communicating one or more conlrol signals to switches 76 and 78 indicating that the first processing path I 2D is to process digital audio input signal DIG_IN.

On the other hand, controller 20 may operate such that when a magnitude of digital audio input signal DIG_IN is lesser than the threshold magnitude. controller 20 may in essence select second processing path 13D as the active processing path, while masking or disabling first processing path l2D (e.g., by deactivating switches 76 and 78 and/or powerng down DAC 22D), in order to minimize power consumption of audio IC 9D, while operating DAC 23D at a signal magnitude in which it may provide adequate linearity of first intermediate analog signal VINE communicated to amplifier stage 16. For instance, for a magnitude of digital audio input signal DIG_ll' lesser than a threshold magnitude, controller 20 may communicate one or more control signals to DAC 22D indicating that DAC 22D is to operate in its low-power mode (e.g., disabling DAC 22D).

Such one or more control signals may also cause first processing path 12D to output first intermediate analog signal VINA having an approximately zero magnitude (e.g., by disabling switches 76 and 78).

The positive and negative inputs of operational amplifier 22 may operate as combiner 14 of FIGURE 2, thus effectively summing first intermediate analog signal VINA and second intermediate analog signal VINB. In some embodiments, controller 20 may control the analog gain of amplifier stage 16 based on the magnitude of digital audio input signal DIG_IN, an identity of which of first processing path 12D and second processing path 13D is selected as an active processing path, and/or another suitable characteristic of audio IC 9D. In these and other embodiments, controller 20 may communicate one or more control signals to power supply 10, indicating an operational mode in which to operate or a supply voltage to output. For example, controfler 20 may cause power supply 10 to output a supply voltagc based on a magnitude of digital audio input signal DIG_IN, such that a higher supply voltage is provided for higher-magnitude signals and a lower supply voltage is provided for lower-magnitude signals. which may allow amplifier stage 16 to operate at decreased power levels when processing lower magnitude signals.

As used herein, when two or more elements are referred to as "coupled" to one another, such term indicates that such two or more elements are in electronic communication or mechanical communication, as applicable, whether connected indirectly or directly, with or without intervening elements.

This disdosure encompasses all changes, substitutions, variations, alterations, and modifications to the exemplary embodiments herein that a person having ordinary skill in the art would comprehend. Similarly, where appropriate, the appended claims encompass all changes, substitutions, variations, alterations, and modifications to the exemplary embodiments herein that a person having ordinary skill in the art would comprehend.

Moreover, reference in the appended claims to an apparatus or system or a component of an apparatus or system being adapted to, arranged to, capable of. configured to. enabled to, operable to, or operative to perform a particfflar function encompasses that apparatus, system. or component, whether or not it or that particular function is activated, turned on, or unlocked, as long as that apparatus, system, or component is so adapted, arranged.

capable, configured, enabled, operable, or operative.

All examples and conditional language recited herein are intended for pedagogical objects to aid the reader in understanding the invention and the concepts contributed by the inventor to furthering the art, and are construed as being without limitation to such specifically recited examples and conditions. Although embodiments of the present inventions have been described in detail, it should he understood that various changes, substitutions, and alterations could be made hereto without departing from the spirit and

scope of the disclosure.

Claims

WHAT IS CLAIMED IS: I. A processing system comprising: a plurality of processing paths including a first processing path and a second processing path, wherein: the first processing path comprises a first digital-to-analog converter for converting a digital input signal into a first intermediate analog signal, the first digital-to-analog converter configured to operate in a high-power state and a low-power state; and the second processing path comprises a second digital-to-analog converter for converting the digital input signal into a second intermediate analog signal; and a digital-to-analog stage output configured to generate an analog signal comprising a sum of the first intermediate analog signal and the second intermediate analog signal; and a controller configured to operate the first digital-to-analog converter in the low-power state when a magnitude of the digital input signal is below a threshold niagnitude.
2. The processing system of Claim 1, wherein the second digital-to-analog 2 0 converter when converting the digital input, signal into the second intermediate analog signal consumes lesser power than the first digital-to-analog converter when converting the digital input signal into the first intermediate analog signal.
3. The processing system of Claim 1. wherein the first digital-to-analog converter introduces lesser noise into the first processing path relative to noise introduced by the second digital-to-analog converter into the second processing path.
4. The processing system of Claim I, wherein the second digital-to-analog converter comprises a resistor ladder comprising a plurality of resistors each coupled to each other at respective first terminals and each coupled at their respective second terminals to a corresponding driver driving a signal indicative of a value of a single bit of the digital input signal.
5. The processing system of Claim 1, wherein the controller is further configured lo. when the magnitude ol the digital input signal is below die threshold magnitude, cause the first processing path to output the first intermediate analog signal having an approximately zero magnitude.
6. The processing system of Claim 5, wherein (he controller is further configured to, when the magnitude of the digital input signal is above the threshold magnitude, cause the second processing path to output the second intermediate analog signal having an approximately zero magnitude.
7. The processing system of Claim 1. wherein: the first processing path comprises a first gain element configured to apply a first gain to the first processing path: the second processing path comprises a second gain element configured to apply a second gain to the second processing path; and the controller is further configured to vary the first gain and the second gain based on the magnitude of the digital input signal. such that the sum of the first gain and the second gain remains substantially constant as the magnitude of the digital input signal varies.
8. The processing system of Claim 7, wherein the controller is further configured to vary the first gain and the second gain such that, when the magnitude of the digital input signal is above the threshold magnitude: the first gain increases as the magnitude of the digital input signal increases and vice versa; and the second gain increases as the magnitude of the digital input signal decreases and vice versa.
9. The processing system of Claim 1. wherein for magnitudes of the digital input signal above the threshold magnitude, noise introduced by the second digital-to-analog converter is at least partially cancelled by the first digital-to-analog converter.
10. The processing system of Claim 1. further comprising a multi-stage noise shaping structure, wherein the first processing path inc'udes a first stage of the multi-stage noise-shaping structure and the second processing path includes a second stage of the multi-stage noise-shaping structure.
11. The processing system of Claim 10, wherein the controller is further configured to, when the magnitude of the digital input signal is below the threshold magnitude, cause the first processing path to output the first intermediate analog signal having an approximately zero magnitude.
12. The processing system of Claim 11, wherein the controller is further configured to. when the magnitude of the digital input signal is below the threshold magnitude, cause the first stage of the multi-stage noise-shaping structure to operate in a low power mode.
13. The processing system of Claim 11, wherein the controller is further configured to: when the magnitude of the digital input signal is above the threshold magnitude, cause the first processing path and second processing path to both process the digital 2 0 input signal to generate the analog signal; and when the magnitude of thc digital input signal is hdow the threshold magnitude, cause the second processing path to fully process the digital input signal.
14. The processing system of Claim 1. wherein the controller is further configured to: whcn thc magnitude of thc digital input signal is abovc thc thrcshold magnitude.cause the first processing path and second processing path to both process the digital input signal to generate the anathg signal; and when the magnitude of the digital input signal is below the threshold magnitude.cause the second processing path to fully process the digital input signal.
15. The processing system of Claim 14, wherein the controller is further configured lo. when the magnitude of the digital input signal is above the threshold magnitude: cause the first processing path to process components of the digital input signal below a particular frequency; and cause the second processing path to process components of the digital input signal above the particular frequency.
16. A method comprising: generating a first intermediate analog signal with a first processing path compnsing a first digital-to-analog converter for converting a digital input signal into the first intermediate analog signal. the first digital-to-analog converter configured to operate in a high-power state and a low-power state; generating a second intermediate analog signal with a second processing path comprising a second digital-to-analog converter for converting the digital input signal into the second intermediate analog signal; generating an analog signal comprising a sum of the first intermediate analog signal and the second intermediate analog signal; and operating the first digital-to-analog converter in the low-power state when the 2 0 digital input signal is below a threshold magnitude.
17. The method of Claim 16, wherein the second digital-to-analog converter when converting the digital input signal into the second intermediate analog signal consumes lesser power than the first digital-to-analog converter when converting the digital input signal into the first intermediate analog signal.
18. The method of Claim 16, wherein the first digital-to-analog converter introduces lesser noise into the first processing path relative to noise introduced by the second digital-to-analog converter into the second processing path.
19. The method of Claim 16, wherein the second digital-to-analog converter comprises a resistor ladder comprising a plurality of resistors each coupled to each other at respective first terminals and each coupled at their respective second terminals to a corresponding dnver dnving a signal indicative of a value of a single bit of the digital input signal.
20. The method of Claim 16, further comprising, when the magnitude of the digital input signal is below the threshold magnitude. causing the first processing path to output the first intermediate analog signal having an approximately zero magnitude.
21. The method of Claim 20, further comprising, when the magnitude of the digital input signal is above the threshold magnitude. causing the second processing path to output the second intermediate analog signal having an approximatJy zero magnitude.
22. The method of Claim 16. further comprising: applying a first gain to the first processing path; applying a second gain to the second processing path: and varying the first gain and the second gain based on a magnitude of the digital input signal, such that the sum of the first gain and the second gain remains substantially constant as the magnitude of the digital input signal varies.
23. The method of Claim 22, further comprising varying the first gain and the 2 0 second gain such that, when the magnitude of the digital input signal is above the threshoM magnitude: the first gain increases as the magnitude of the digital input signal increases and vice versa; and the second gain increases as the magnitude of the digital input signal decreases and vice versa.
24. The method ol Claim 16, further comprising. br magnitudes of the digital input signal above the threshold magnitude. at least partially cancelling noise introduced by the second digital-to-analog converter by the first digital-to-analog converter.
25. The method of Claim 16, wherein the first processing path includes a first stage of a multi-stage noise-shaping structure and the second processing path indudes a second stage of the multi-stage noise-shaping structure.
26. The method of Claim 16. further comprising, when a magnitude of the digital input signal is below the threshold magnitude, causing the first processing path to output the second intermediate analog signal having an approximately zero magnitude.
27. The method of Claim 26, further comprising, when the magnitude of the digital input signal is below the threshold magnitude, causing a stage of the multi-stage noise-shaping structure to operate in a low power mode.
28. The method of Claim 26, further comprising: when the magnitude of the digital input signal is above the threshold magnitude.causing the first processing path and second processing path to both process the digital input signal to generate the analog signaL and when the magnitude of the digital input signal is below the threshold magnitude, causing the second processing path to fully process the digital input signal.
29. The method of Claim 16. further comprising: when the magnitude of the digital input signal is above the threshold magnitude, causing the first processing path and second processing path to both process the digital 2 0 input signal to generate the analog signal; and when the magnitude of the digital input signal is hethw the threshold magnitude, causing the second processing path to fully process the digital input signal.
30. The method of Claim 29, further comprising, when the magnitude of the digital input signal is above the threshoki magnitude: causing the first processing path to process components of the digital input signal below a particular frequency; and causing the second processing path to process components of the digital input signal above the particular frequency.
31. A processing system as hereinbefore described with reference to the accompanying figures.
32. A method as hereinbefore described with reference to the accompanying figures.