GB1550675A - Fault-tolerant cell addressable array - Google Patents

Fault-tolerant cell addressable array

Info

Publication number
GB1550675A
GB1550675A GB2794276A GB2794276A GB1550675A GB 1550675 A GB1550675 A GB 1550675A GB 2794276 A GB2794276 A GB 2794276A GB 2794276 A GB2794276 A GB 2794276A GB 1550675 A GB1550675 A GB 1550675A
Authority
GB
United Kingdom
Prior art keywords
fault
addressable array
tolerant cell
cell addressable
tolerant
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
GB2794276A
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Texas Instruments Inc
Original Assignee
Texas Instruments Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from US05/592,979 external-priority patent/US4047163A/en
Priority claimed from US05/593,090 external-priority patent/US4051354A/en
Application filed by Texas Instruments Inc filed Critical Texas Instruments Inc
Publication of GB1550675A publication Critical patent/GB1550675A/en
Expired legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/70—Masking faults in memories by using spares or by reconfiguring
    • G11C29/78—Masking faults in memories by using spares or by reconfiguring using programmable devices
    • G11C29/80—Masking faults in memories by using spares or by reconfiguring using programmable devices with improved layout
    • G11C29/808—Masking faults in memories by using spares or by reconfiguring using programmable devices with improved layout using a flexible replacement scheme
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/003—Modifications for increasing the reliability for protection
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/177—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form
    • H03K19/17704—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form the logic functions being realised by the interconnection of rows and columns
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/177—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form
    • H03K19/17724—Structural details of logic blocks
    • H03K19/17728—Reconfigurable logic blocks, e.g. lookup tables
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/177—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form
    • H03K19/17748—Structural details of configuration resources
    • H03K19/1776—Structural details of configuration resources for memories
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/177—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form
    • H03K19/17748—Structural details of configuration resources
    • H03K19/17764—Structural details of configuration resources for reliability
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/177—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form
    • H03K19/1778—Structural details for adapting physical parameters
GB2794276A 1975-07-03 1976-07-05 Fault-tolerant cell addressable array Expired GB1550675A (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US05/592,979 US4047163A (en) 1975-07-03 1975-07-03 Fault-tolerant cell addressable array
US05/593,090 US4051354A (en) 1975-07-03 1975-07-03 Fault-tolerant cell addressable array

Publications (1)

Publication Number Publication Date
GB1550675A true GB1550675A (en) 1979-08-15

Family

ID=27081591

Family Applications (1)

Application Number Title Priority Date Filing Date
GB2794276A Expired GB1550675A (en) 1975-07-03 1976-07-05 Fault-tolerant cell addressable array

Country Status (4)

Country Link
DE (1) DE2629893A1 (en)
FR (1) FR2316692A1 (en)
GB (1) GB1550675A (en)
NL (1) NL7607336A (en)

Cited By (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB2123587A (en) * 1982-07-02 1984-02-01 Hitachi Ltd A semiconductor rom
GB2129585A (en) * 1982-10-29 1984-05-16 Inmos Ltd Memory system including a faulty rom array
GB2135485A (en) * 1983-01-21 1984-08-30 Hitachi Ltd Semiconductor memory device
GB2165971A (en) * 1984-10-19 1986-04-23 Hitachi Ltd A semiconductor memory
GB2231984A (en) * 1989-05-24 1990-11-28 Samsung Electronics Co Ltd Semiconductor memory device with redundant block
USRE35520E (en) * 1989-06-05 1997-05-27 Codemasters Software Company Limited Interfacing device for a computer games system
US6041422A (en) * 1993-03-19 2000-03-21 Memory Corporation Technology Limited Fault tolerant memory system

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2554622B1 (en) * 1983-11-03 1988-01-15 Commissariat Energie Atomique METHOD FOR MANUFACTURING A MATRIX OF ELECTRONIC COMPONENTS

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE2356167A1 (en) * 1973-11-09 1975-05-15 Horst Dipl Ing Henn Highly integrated solid-body memory - has memory units made on common substratum material

Cited By (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB2123587A (en) * 1982-07-02 1984-02-01 Hitachi Ltd A semiconductor rom
US4592024A (en) * 1982-07-02 1986-05-27 Hitachi, Ltd. Semiconductor ROM
GB2129585A (en) * 1982-10-29 1984-05-16 Inmos Ltd Memory system including a faulty rom array
US4601031A (en) * 1982-10-29 1986-07-15 Inmos Limited Repairable ROM array
GB2135485A (en) * 1983-01-21 1984-08-30 Hitachi Ltd Semiconductor memory device
US4656610A (en) * 1983-01-21 1987-04-07 Hitachi, Ltd. Semiconductor memory device having redundancy means
GB2165971A (en) * 1984-10-19 1986-04-23 Hitachi Ltd A semiconductor memory
GB2231984A (en) * 1989-05-24 1990-11-28 Samsung Electronics Co Ltd Semiconductor memory device with redundant block
GB2231984B (en) * 1989-05-24 1993-08-18 Samsung Electronics Co Ltd Semiconductor memory device with redundant block
USRE35520E (en) * 1989-06-05 1997-05-27 Codemasters Software Company Limited Interfacing device for a computer games system
US6041422A (en) * 1993-03-19 2000-03-21 Memory Corporation Technology Limited Fault tolerant memory system

Also Published As

Publication number Publication date
FR2316692B1 (en) 1982-10-08
FR2316692A1 (en) 1977-01-28
DE2629893A1 (en) 1977-01-20
NL7607336A (en) 1977-01-05

Similar Documents

Publication Publication Date Title
JPS5283183A (en) Memory cell
JPS5211734A (en) Memory array
IL50161A0 (en) Improved cell
AU500736B2 (en) Galvanic cell
SE430282B (en) NON-WATER-ELECTROCHEMICAL CELL
JPS52100935A (en) Charging electrode array
JPS5226127A (en) Complex memory array
JPS52137A (en) Memory cell
JPS52119035A (en) Memory array
JPS5255440A (en) Memory cell
JPS5274236A (en) Memory array
IL50534A0 (en) Lithium-bromine cell
JPS5255336A (en) Memory cell
JPS5272589A (en) Photoresponsive element array
JPS51140144A (en) Fuel cell
GB1541644A (en) Resynchronizable memory
JPS51123021A (en) Memory
GB1550675A (en) Fault-tolerant cell addressable array
SE7600082L (en) LITHIUM-IODO CELL
AU503213B2 (en) Lithium-bromine cell
JPS5237034A (en) Flash array
GB1555976A (en) Photoflash arrays
JPS5283182A (en) Nonnvolatile memory cell
JPS5269207A (en) Memory matrix
HU178795B (en) Associative memory

Legal Events

Date Code Title Description
PS Patent sealed
PE20 Patent expired after termination of 20 years

Effective date: 19960704