GB1528062A - Data processing systems - Google Patents

Data processing systems

Info

Publication number
GB1528062A
GB1528062A GB24111/76A GB2411176A GB1528062A GB 1528062 A GB1528062 A GB 1528062A GB 24111/76 A GB24111/76 A GB 24111/76A GB 2411176 A GB2411176 A GB 2411176A GB 1528062 A GB1528062 A GB 1528062A
Authority
GB
United Kingdom
Prior art keywords
register
instruction
page
record
base
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
GB24111/76A
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Bull HN Information Systems Italia SpA
Bull HN Information Systems Inc
Original Assignee
Honeywell Information Systems Italia SpA
Honeywell Information Systems Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from US05/588,522 external-priority patent/US4044334A/en
Priority claimed from US05/588,434 external-priority patent/US4025901A/en
Priority claimed from US05/588,435 external-priority patent/US4024508A/en
Priority claimed from US05/588,523 external-priority patent/US4130867A/en
Application filed by Honeywell Information Systems Italia SpA, Honeywell Information Systems Inc filed Critical Honeywell Information Systems Italia SpA
Publication of GB1528062A publication Critical patent/GB1528062A/en
Expired legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F16/00Information retrieval; Database structures therefor; File system structures therefor
    • G06F16/90Details of database functions independent of the retrieved data types
    • G06F16/901Indexing; Data structures therefor; Storage structures
    • G06F16/9024Graphs; Linked lists

Abstract

1528062 Accessing data HONEYWELL INFORMATION SYSTEMS Inc 10 June 1976 [19 June 1975 (4)] 24111/76 Heading G4A Data processing apparatus is programmed to access data base records grouped into sets of records, each set having an owner record and the records having pointers to others in the set, the records being stored in files in pages in a segmented memory and addressed using pointers which are fetched from index registers pointed to by an instruction. Locate data base page instruction.-To locate a data base page in main memory, its area page number is loaded into register 1852 (Fig. 18). An integrated access control pointer (Fig. 16c, not shown) is fetched from the system base in main memory and stored in the register 1862. The G number and displacement field of the pointer are transferred to registers 1873, 1874 respectively, the initial displacement value also being fed to register 1870. A page descriptor (Fig. 16b, not shown) is then fetched from main memory using the contents of the G and D registers 1873, 1874 and the area page number of the accessed data is compared with the contents of register 1852, equality signifying that the required page has been found. Otherwise the next descriptor information in the page descriptor is transferred to the D register 1874 and main memory is again accessed. This is repeated until either an equality signal is derived from comparator 1878 or from comparator 1883, the latter indicating that the whole chain of descriptors has been searched and consequently that the page is not in main memory. Find owner instruction.-A find owner instruction is effected by storing the instruction in a register (2202, Fig. 22A, not shown) using the address syllable in the instruction to fetch a set descriptor (Fig. 19A, not shown) and stored in a register (2216, Fig. 22C, not shown). The displacement in this descriptor is fed to a displacement register (2228, Fig. 22B, not shown) and used in conjunction with the address given by the contents of the base register referenced in the instruction to fetch the owner pointer of the record referred to by the instruction and store it in a scratch pad location. The pointer mode is determined from the two bit pointer field of the set descriptor and stored in one of four flip-flops. If it is a class 0 pointer (Fig. 15e. not shown) the section SRA is entered into the offset portion of the base register and the instruction is complete. If it is a class 1 pointer (Fig. 15f, not shown) the sections SEG, SRA are entered into the base register and the instruction is complete. If it is a class 2 or 3 pointer (Figs. 15g, 15h, not shown) the page descriptor of the page of which the area page line number is given is fetched and its line number converted to a segmented address which is loaded into the base register and the index register corresponding to the base register referenced in the instruction is loaded with an area page line number or a page line number according to the pointer class. Find serial data base instruction.-This sequentially checks each data base record in a file beginning at the page and line numbers given by the index register corresponding to the base register referenced in the instruction until the next active record is found when its address, of the form given in Fig. 15h (not shown), is loaded into the index register. First the contents of the index register corresponding to the base register number in the instruction which is held in an instruction register (3202, Fig. 24A, not shown) are read into a register (3217) to provide the area page line number. The page descriptor (Fig. 16b, not shown) for this page is fetched using the locate page routine and loaded into a register (3227). The segment number in the page descriptor is then used to fetch a segment descriptor and provided that the line number W transferred from the register (3217) to a W register (3249, Fig. 24B, not shown) is less than the maximum line number (fetched using the base address in the segment descriptor) a check is made for the active state of the line by a comparator (3273) examining state of a D switch associated with the record. If the line is active the segmented address of the record is loaded into the base register (3292) together with the offset portion corresponding to the line W and the page and line number are loaded into the index register. Otherwise the line number is incremented until it is equal to the maximum line number when the page number is incremented and the process repeated, if necessary until the last page has been processed. Test record type data base instruction.-This instruction is stored in a buffer (4202, Fig. 27, not shown) its address syllable being used to fetch a record descriptor (Fig. 19B, not shown) containing a reference record type, this being stored in a register (4218). The base register referenced in the instruction is accessed to provide the address in main memory of the record to be tested. This record is fetched and stored in a data register (4216) and a comparator (4227) compares the contents of the two registers (4216, 4218), a condition code register (4236) receiving the contents 01 or 00 for equality or non-equality respectively. Unload data base instruction.-This instruction is loaded into a buffer (1502, Fig. 29, not shown) and its two bit pointer field is examined to determine if the pointer class is 0 or 1 (indicating a virtual memory record) or 2 or 3 (indicating a data base record). If it is a virtual memory record the contents of the base register (5214) pointed to by the instruction are written into the main memory at the address given by the address syllable. If it is a data base record the contents of the index register (5210) corresponding to the base register are written in.
GB24111/76A 1975-06-19 1976-06-10 Data processing systems Expired GB1528062A (en)

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
US05/588,522 US4044334A (en) 1975-06-19 1975-06-19 Database instruction unload
US05/588,434 US4025901A (en) 1975-06-19 1975-06-19 Database instruction find owner
US05/588,435 US4024508A (en) 1975-06-19 1975-06-19 Database instruction find serial
US05/588,523 US4130867A (en) 1975-06-19 1975-06-19 Database instruction apparatus for determining a database record type

Publications (1)

Publication Number Publication Date
GB1528062A true GB1528062A (en) 1978-10-11

Family

ID=27504984

Family Applications (1)

Application Number Title Priority Date Filing Date
GB24111/76A Expired GB1528062A (en) 1975-06-19 1976-06-10 Data processing systems

Country Status (4)

Country Link
CA (1) CA1074022A (en)
DE (1) DE2627628A1 (en)
FR (1) FR2325104A1 (en)
GB (1) GB1528062A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN112098770A (en) * 2020-08-20 2020-12-18 深圳市宏旺微电子有限公司 Test method and device for simulating extreme environment aiming at dynamic coupling fault
CN117312330A (en) * 2023-11-29 2023-12-29 中国人民解放军国防科技大学 Vector data aggregation method and device based on note storage and computer equipment

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3643225A (en) * 1969-04-02 1972-02-15 Fairchild Camera Instr Co Memory control system
FR122199A (en) * 1973-12-17

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN112098770A (en) * 2020-08-20 2020-12-18 深圳市宏旺微电子有限公司 Test method and device for simulating extreme environment aiming at dynamic coupling fault
CN117312330A (en) * 2023-11-29 2023-12-29 中国人民解放军国防科技大学 Vector data aggregation method and device based on note storage and computer equipment
CN117312330B (en) * 2023-11-29 2024-02-09 中国人民解放军国防科技大学 Vector data aggregation method and device based on note storage and computer equipment

Also Published As

Publication number Publication date
DE2627628A1 (en) 1977-03-10
FR2325104A1 (en) 1977-04-15
CA1074022A (en) 1980-03-18

Similar Documents

Publication Publication Date Title
GB1494505A (en) Data processing system
GB1536043A (en) Computer with set relationship tests
GB1329721A (en) Data processing devices
US5251303A (en) System for DMA block data transfer based on linked control blocks
US4079453A (en) Method and apparatus to test address formulation in an advanced computer system
GB1529538A (en) Data expansion apparatus
GB1292568A (en) Data processing system
EP0218523A2 (en) programmable access memory
GB1495332A (en) Memory having non-fixed relationships between addresses and storage locations
GB1182240A (en) Data Processing Systems.
DE3072001D1 (en) Diagnostic circuitry in a data processor
GB1372750A (en) Rotational data storage devices
US3956737A (en) Memory system with parallel access to multi-word blocks
GB1344474A (en) Fault detection and handling arrangements for use in data proces sing systems
US6032273A (en) Method and apparatus for identifying read only memory
GB1505580A (en) Data processing apparatus
GB1188435A (en) Improvements in and relating to Digital Computers
KR860000595A (en) Memory access control method for information processing device
US4445191A (en) Data word handling enhancement in a page oriented named-data hierarchical memory system
GB1528062A (en) Data processing systems
US3633179A (en) Information handling systems for eliminating distinctions between data items and program instructions
GB1301011A (en) Apparatus for altering the contents of a computer memory
ES358538A1 (en) Address examination mechanism for use in a system operating with dynamic storage relocation
SE9501015L (en) Apparatus and method for handling digital signals and a processing device comprising such
US4115869A (en) Methods and apparatus for processing data including a characteristic mark or error

Legal Events

Date Code Title Description
PS Patent sealed
PCNP Patent ceased through non-payment of renewal fee