GB1526712A - Arrangements for restoring pulse trains of digital signals transmitted using positive-negative-stuffing - Google Patents
Arrangements for restoring pulse trains of digital signals transmitted using positive-negative-stuffingInfo
- Publication number
- GB1526712A GB1526712A GB20410/77A GB2041077A GB1526712A GB 1526712 A GB1526712 A GB 1526712A GB 20410/77 A GB20410/77 A GB 20410/77A GB 2041077 A GB2041077 A GB 2041077A GB 1526712 A GB1526712 A GB 1526712A
- Authority
- GB
- United Kingdom
- Prior art keywords
- clock
- stuffing
- arrangements
- negative
- positive
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04J—MULTIPLEX COMMUNICATION
- H04J3/00—Time-division multiplex systems
- H04J3/02—Details
- H04J3/06—Synchronising arrangements
- H04J3/07—Synchronising arrangements using pulse stuffing for systems with different or fluctuating information rates or bit rates
- H04J3/073—Bit stuffing, e.g. PDH
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Time-Division Multiplex Systems (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
Abstract
At the receiving end of a time division multiplex system for plesiochronous signals, a digital signal (D12) and the associated uneven clock (T12) are restored in a pulse restoration device (1). In an elastic memory (7) connected downstream, a clock-corrected restored digital signal (D2) is formed with an associated even clock (T2). A phase comparator (14') serves as an aid which, depending on the occupancy level of the elastic memory (7), controls a gate circuit (18') via which different clocks of a central clock station (26) are selected. <IMAGE>
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| DE2622418A DE2622418C2 (en) | 1976-05-19 | 1976-05-19 | Arrangement for the recovery of clocks at the receiving end of several digital signals nested in a pulse frame by means of positive-negative stuffing |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| GB1526712A true GB1526712A (en) | 1978-09-27 |
Family
ID=5978455
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| GB20410/77A Expired GB1526712A (en) | 1976-05-19 | 1977-05-16 | Arrangements for restoring pulse trains of digital signals transmitted using positive-negative-stuffing |
Country Status (11)
| Country | Link |
|---|---|
| BE (1) | BE854810A (en) |
| CH (1) | CH621898A5 (en) |
| DE (1) | DE2622418C2 (en) |
| DK (1) | DK218477A (en) |
| FR (1) | FR2352454A1 (en) |
| GB (1) | GB1526712A (en) |
| IE (1) | IE44902B1 (en) |
| IT (1) | IT1074891B (en) |
| LU (1) | LU77357A1 (en) |
| NL (1) | NL7705540A (en) |
| SE (1) | SE412675B (en) |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| DE3022856A1 (en) * | 1980-06-19 | 1982-04-29 | Aeg-Telefunken Ag, 1000 Berlin Und 6000 Frankfurt | Multiplexer for plesiochronous digital signal transmission - has high bit rate using data provided through low bit rate sub-system |
| DE3202540A1 (en) * | 1982-01-27 | 1983-08-04 | AEG-Telefunken Nachrichtentechnik GmbH, 7150 Backnang | METHOD AND ARRANGEMENT FOR CLOCK SYNCHRONIZATION ON THE RECEIVING SIDE OF A PLESIOCHRONOUS TRANSMISSION SYSTEM |
-
1976
- 1976-05-19 DE DE2622418A patent/DE2622418C2/en not_active Expired
-
1977
- 1977-04-20 CH CH488777A patent/CH621898A5/en not_active IP Right Cessation
- 1977-05-03 FR FR7713320A patent/FR2352454A1/en active Granted
- 1977-05-16 SE SE7705708A patent/SE412675B/en unknown
- 1977-05-16 GB GB20410/77A patent/GB1526712A/en not_active Expired
- 1977-05-17 IT IT23640/77A patent/IT1074891B/en active
- 1977-05-17 LU LU77357A patent/LU77357A1/xx unknown
- 1977-05-18 BE BE177719A patent/BE854810A/en unknown
- 1977-05-18 NL NL7705540A patent/NL7705540A/en not_active Application Discontinuation
- 1977-05-18 DK DK218477A patent/DK218477A/en unknown
- 1977-05-18 IE IE1024/77A patent/IE44902B1/en unknown
Also Published As
| Publication number | Publication date |
|---|---|
| DE2622418C2 (en) | 1978-06-01 |
| LU77357A1 (en) | 1979-01-19 |
| DE2622418B1 (en) | 1977-10-13 |
| FR2352454A1 (en) | 1977-12-16 |
| NL7705540A (en) | 1977-11-22 |
| IE44902L (en) | 1977-11-19 |
| IT1074891B (en) | 1985-04-20 |
| CH621898A5 (en) | 1981-02-27 |
| SE7705708L (en) | 1977-11-20 |
| SE412675B (en) | 1980-03-10 |
| FR2352454B1 (en) | 1982-04-23 |
| BE854810A (en) | 1977-11-18 |
| IE44902B1 (en) | 1982-05-05 |
| DK218477A (en) | 1977-11-20 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| MY105140A (en) | Power conservation method and apparatus for a portion of a synchronous information signal. | |
| GB2019622A (en) | Digital computing apparatus | |
| GB891918A (en) | Multiplex pulse code modulation system | |
| JPS5639694A (en) | Method and device for synchrnonizing timing in transmission of digital information signal | |
| ZA957700B (en) | Time measurement in a communications system a communications system and a receiver for use in such a system | |
| GB1047639A (en) | Improvements in or relating to time division transmission systems | |
| DE69224860T2 (en) | Time control of the SDH data transmission | |
| DE3584609D1 (en) | DEVICE FOR GENERATING DIGITAL SIGNALS. | |
| BE860842A (en) | DIGITAL MULTIPLEXING DEVICE FOR PLESIOCHRONOUS TRAINS | |
| ES2104926T3 (en) | GENERATOR OF A CLOCK SIGNAL FOR A DIGITAL TELEVISION RECEIVER. | |
| GB1526712A (en) | Arrangements for restoring pulse trains of digital signals transmitted using positive-negative-stuffing | |
| GB2112236B (en) | Digital device for clock signal synchronization | |
| ATE14058T1 (en) | DIGITAL MESSAGE TRANSMISSION SYSTEM. | |
| GR3005453T3 (en) | ||
| ES425144A1 (en) | Time delay circuit for modems | |
| ES8105535A1 (en) | Switching circuit for two digital streams. | |
| YU211584A (en) | Device for regeneration od sequences of periodic signal | |
| AU4611789A (en) | Jitter reduction circuit in a demultiplexer | |
| JPS5689148A (en) | Radio device of switching without instantaneous break | |
| JPS57201362A (en) | Trouble information transferring system | |
| FR2335102A1 (en) | Differential biphase binary code decoder - measures time intervals between pulses over preset period to increase maximum data transmission rate | |
| JPS5542493A (en) | Digital communication signal receiver circuit for pcmmtime division communication network digital exchange station | |
| JPS57104358A (en) | Information offering system | |
| JPS57129048A (en) | Loop data transmitting device | |
| IT1222881B (en) | Sequence synchroniser for TDM duplex sequence restoration circuit |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PS | Patent sealed [section 19, patents act 1949] | ||
| PCNP | Patent ceased through non-payment of renewal fee |