GB1468465A - Timing correction for electrical pulse signals - Google Patents
Timing correction for electrical pulse signalsInfo
- Publication number
- GB1468465A GB1468465A GB4359376A GB4359376A GB1468465A GB 1468465 A GB1468465 A GB 1468465A GB 4359376 A GB4359376 A GB 4359376A GB 4359376 A GB4359376 A GB 4359376A GB 1468465 A GB1468465 A GB 1468465A
- Authority
- GB
- United Kingdom
- Prior art keywords
- input
- delay
- write
- carrier
- phase
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N9/00—Details of colour television systems
- H04N9/79—Processing of colour television signals in connection with recording
- H04N9/87—Regeneration of colour television signals
- H04N9/89—Time-base error compensation
Abstract
1468465 Television systems BRITISH BROADCASTING CORP 28 Feb 1975 [28 Feb 1974] 43593/76 Divided out of 1468464 Addition to 1355648 Heading H4F An apparatus for timing or retiming pulse signals, e.g. a digital television signal, includes at least three stores which are connected sequentially to the pulse input terminal and to the output of the apparatus via switches. The switches are so controlled that read-out from any one store cannot occur during write-in to that store, and vice versa. Write and read clock pulses are applied to the relevant stores only when required. They are derived from a common generator, the write clock pulses being adjusted in dependence on the signal at the input terminal. In the arrangement shown in Fig. 1 the common generator 28 provides reference line sync. pulses and a reference subcarrier to write and read control units 24, 26. The units generate the write and read clock pulses for the stores 14-16 and also control the switches 12, 20 connected to the stores. An interlock 30 ensures that no store is selected both for write-in and read-out simultaneously. An input colour television video signal (10) is digitized (11) prior to being fed to the stores and reconverted (21) to analog form at their output. The phase of the write clock pulses is adjusted relative to the input video in dependence on both the line sync. and the colour burst of the input video. In one embodiment of the write control unit, Fig. 2, at the start of an input video line an oscillator 40, synchronized by the reference line sync. pulses, supplies pulses to phase detector 52 and delay 50. The delay 50 is adjusted according to the phase error between the pulses and the input video line sync. pulse (54). During the colour burst the reference sub-carrier is applied via phase interpolator 44 and delay 50 to phase detector 58 and delay 56. Delay 56 provides fine timing adjustment according to the phase error between the reference sub-carrier (36) and the input sub-carrier (60). Because the input colour sub-carrier frequency is not an integral multiple of the line frequency the phase relationship of these signals varies cyclically. Interpolator 44 compensates for this by cyclically varying the phase of the reference sub-carrier. The correctly-phased pulses at the output of delay 56 are multiplied by three to provide the write clock pulses. In a modification of Fig. 2 (Fig. 5, not shown) any fixed timing off-set resulting from the unspecified phase relationship of the video line sync. and sub-carrier signal is removed by delaying (74) the input line sync. signal fed to detector 52 by an amount dependent on the integrated error signal output of detector 58. This delayed signal may also control a gate (78) between delays 50, 56 to inhibit input to delay 56 and detector 58 for a certain period shortly after each input line sync. pulse, the resulting gap being detected and used as a command pulse to cause the next store to be selected for storage. In a further modification interpolator 44 is omitted and reference sub-carrier is applied to delay 50 and detector 52 so that delay 56 provides a colour sub-carrier line-locked to the input colour burst, for example for use with a video tape unit monitor.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
GB4359376A GB1468465A (en) | 1974-02-28 | 1975-02-28 | Timing correction for electrical pulse signals |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
GB915074A GB1468464A (en) | 1974-02-28 | 1974-02-28 | Electrical clock pulse generation |
GB4359376A GB1468465A (en) | 1974-02-28 | 1975-02-28 | Timing correction for electrical pulse signals |
Publications (1)
Publication Number | Publication Date |
---|---|
GB1468465A true GB1468465A (en) | 1977-03-30 |
Family
ID=26242746
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
GB4359376A Expired GB1468465A (en) | 1974-02-28 | 1975-02-28 | Timing correction for electrical pulse signals |
Country Status (1)
Country | Link |
---|---|
GB (1) | GB1468465A (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0283263A2 (en) * | 1987-03-16 | 1988-09-21 | Pioneer Electronic Corporation | Video format signal processing system |
EP1684433A1 (en) * | 2005-01-21 | 2006-07-26 | Altera Corporation | Method and apparatus for multi-mode clock data recovery |
US8122275B2 (en) | 2006-08-24 | 2012-02-21 | Altera Corporation | Write-leveling implementation in programmable logic devices |
-
1975
- 1975-02-28 GB GB4359376A patent/GB1468465A/en not_active Expired
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0283263A2 (en) * | 1987-03-16 | 1988-09-21 | Pioneer Electronic Corporation | Video format signal processing system |
EP0283263A3 (en) * | 1987-03-16 | 1989-11-29 | Pioneer Electronic Corporation | Video format signal processing system |
EP1684433A1 (en) * | 2005-01-21 | 2006-07-26 | Altera Corporation | Method and apparatus for multi-mode clock data recovery |
US7680232B2 (en) | 2005-01-21 | 2010-03-16 | Altera Corporation | Method and apparatus for multi-mode clock data recovery |
US8122275B2 (en) | 2006-08-24 | 2012-02-21 | Altera Corporation | Write-leveling implementation in programmable logic devices |
US8671303B2 (en) | 2006-08-24 | 2014-03-11 | Altera Corporation | Write-leveling implementation in programmable logic devices |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
GB1352937A (en) | System for correcting time-base errors in a repetitive signal | |
US4053926A (en) | Timing error compensator | |
US4764812A (en) | Selection of video sources | |
JPS5923517B2 (en) | television signal synchronizer | |
GB1419817A (en) | Reducing or eliminating timing errors in a colour video signal derived from a record | |
JPS6043707B2 (en) | phase conversion device | |
US5150201A (en) | Digital television-signal-processing circuit with orthogonal output clock | |
US4689676A (en) | Television video signal synchronizing apparatus | |
US4214261A (en) | Synchronizing apparatus for remote television apparatus | |
KR940006592B1 (en) | Read start pulse generator for time base corrector | |
US3863022A (en) | Television signal clocked delay line for delay by an integer number of horizontal scanning lines driven by a pilot signal | |
GB1120348A (en) | Improvements relating to the reproduction of video signals from magnetic tape | |
GB1468465A (en) | Timing correction for electrical pulse signals | |
US4467357A (en) | System for digitizing and processing video signals and a television signal receiver comprising such a system | |
US3474190A (en) | Phase distortion compensating circuit for pal color television recording system | |
GB1494845A (en) | Apparatus and method for the time base of television signals | |
US5404230A (en) | Color burst phase correcting color signal reproducing circuit | |
US3777054A (en) | Vertical synchronization time base error corrector | |
EP0179621B1 (en) | Reference signal generator for time-base corrector | |
GB1294100A (en) | Jitter correction system for magnetic recording and reproducing apparatus | |
SE7507386L (en) | SYSTEM FOR PROCESSING A COMPOSITE FERTILE VISION SIGNAL. | |
EP0487184B1 (en) | Circuit for recording and reproducing time base error corrector reference signal | |
JPH039429Y2 (en) | ||
GB2175471A (en) | Synchronizing video sources | |
KR940008803B1 (en) | Ntsc/pal converting circuit |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PS | Patent sealed | ||
PCNP | Patent ceased through non-payment of renewal fee |