GB1455821A - Generation and monitoring of freuqencies related by a rational ratio - Google Patents

Generation and monitoring of freuqencies related by a rational ratio

Info

Publication number
GB1455821A
GB1455821A GB5059972A GB5059972A GB1455821A GB 1455821 A GB1455821 A GB 1455821A GB 5059972 A GB5059972 A GB 5059972A GB 5059972 A GB5059972 A GB 5059972A GB 1455821 A GB1455821 A GB 1455821A
Authority
GB
United Kingdom
Prior art keywords
carry
adder
output
subcarrier
line rate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
GB5059972A
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
British Broadcasting Corp
Original Assignee
British Broadcasting Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by British Broadcasting Corp filed Critical British Broadcasting Corp
Priority to GB5059972A priority Critical patent/GB1455821A/en
Publication of GB1455821A publication Critical patent/GB1455821A/en
Expired legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04NPICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N7/00Television systems
    • H04N7/01Conversion of standards, e.g. involving analogue television standards or digital television standards processed at pixel level
    • H04N7/0135Conversion of standards, e.g. involving analogue television standards or digital television standards processed at pixel level involving interpolation processes
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04NPICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N19/00Methods or arrangements for coding, decoding, compressing or decompressing digital video signals
    • H04N19/90Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using coding techniques not provided for in groups H04N19/10-H04N19/85, e.g. fractals
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04NPICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N7/00Television systems
    • H04N7/01Conversion of standards, e.g. involving analogue television standards or digital television standards processed at pixel level
    • H04N7/0102Conversion of standards, e.g. involving analogue television standards or digital television standards processed at pixel level involving the resampling of the incoming video signal
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04NPICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N9/00Details of colour television systems
    • H04N9/44Colour synchronisation
    • H04N9/45Generation or recovery of colour sub-carriers

Abstract

1455821 Frequency dividers BRITISH BROADCASTING CORP 31 Jan 1974 [3 Nov 1972] 50599/72 Heading G4D [Also in Division H4] Frequency conversion apparatus for dividing the frequency of an input signal by a non-integral ratio (e.g. 125 : 81 for 625 to 405 television line signal conversion or 709379 : 2500 for PAL colour subcarrier to line frequency conversion), comprises an adder having a plurality of stages and a first input thereto at which it receives a variable numerical operator, a clocked register having stages which are connected to a second input of the adder and also a carry stage, and means coupled to the carry stage of the register for causing the variable operator to take a selected value. In a first embodiment Fig. 3A for dividing an input frequency by a ratio P : q, i.e. 3 : 5 a three stage binary adder (n=3, 2<SP>n</SP>=8) is used with a four stage binary register. The number added by the adder to the register content is one of two numbers depending on the presence or absence of a carry term in the register. Where there is no carry term the output Q of the carry stage is activated and the adder input operator is P, i.e. 3 or in binary 011. However when there is a carry term the adder operator is P+2<SP>n</SP>-q' i.e. 6 or in binary 110, the Q output of the carry stage being activated to provide the required adder input. The register counts modulo 2<SP>n</SP> and the sequence is as follows: Provided P is less than q and q is not more than 2<SP>n</SP>, an n-bit binary adder and an n+1 bit binary register are sufficient to generate both the residue and carrier sequence. Fig. 4 shows apparatus where P=81 and q=125 which is the ratio between line rate 625 and 405. For this n=7 and where there is no carry term the number P (81 or in binary 1010001) is added in the adder, and where there is a carry term the number P+2<SP>n</SP>-q=81 or in binary 1010100 is added in the adder. The register counts modulo 2<SP>n</SP> and generates a carry when it reaches 128. When used in a 625/405 line standards converter the carry sequence is used to control the generation of the 81 new output lines made from every 125 input lines, and the residue sequence to control the interpolation coefficients and pattern of use of the storage units. The distribution of these 81 among the 125 follows the beat pattern of regular sequences in this ratio, equivalent to the 81 carry terms arising during 125 additions of 81 modulo 125. If P is greater than q it may be expressed in the form P = m. q+r where 0<r<q and m is a positive integer. Thus counting in steps of P modulo q is equivalent to counting in steps of r modulo q with the addition of m carry terms every count. Thus Fig. 3A may be used with P=23, q=5 with the addition of 4 carry terms every count. The PAL subcarrier and line rate are related by the ratio 709379 : 2500 which gives 709379=283. 2500+1879. Thus in counting subcarrier cycles referenced to line rate there will be either 283 or 284 subcarrier events between line rate events, and the occurrence of 284 will correspond to the occurrence of the carry when counting in steps of 1879 modulo 2500, i.e, counter 22, Fig. 5, the subcarrier source 24 being applied to a counter 20 which divides by 283 if there is no carry output from counter 22 and by 284 if there is a carry output. The mean frequency of the pulses at the output of counter 20 will be equal to the line rate, although there will be a slight jitter on these pulses, in that their timing will not be exactly constant. The output of counter 20 is applied to a phase comparator 26 where it is compared in phase with the output of a line rate source 28, and the comparator output is applied as a feedback signal to the line rate source. However because of jitter it is preferred to apply the comparator output to an adder 30 to which the output of D/A converter 32 supplied with the residue output from counter 22 is applied. The output from adder 30 thus accurately represents the phase difference between the line rate source 28 and the line rate signals which are ideally generated from the subcarrier source 24. Switch 34 directs this error signal to either the line rate source or the subcarrier source depending on which is the master source. Switch 34 has a third position for use when the relationship between the two sources is being monitored but not controlled. The error signal is applied to a threshold circuit 36 so that when the error exceeds a preset amount an error indication is given over line 38 and counter 20 is reset. A 3-times subcarrier oscillation may be related to line rate with 851 or 852 programmable divider and a modulo 2500 counter counting in steps of 637. More complex arrangements of deriving line rate from the subcarrier rate or line and frame rates from 3-times the subcarrier rate are respectively described with reference to Figs. 6 and 7, not shown. Reference is made to generating complete PCM digital television waveforms, PAL type encoded colour signal triplets, colour bars, coloured captions, wipers, cross-fades and split-screen effects.
GB5059972A 1972-11-02 1972-11-02 Generation and monitoring of freuqencies related by a rational ratio Expired GB1455821A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
GB5059972A GB1455821A (en) 1972-11-02 1972-11-02 Generation and monitoring of freuqencies related by a rational ratio

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
GB5059972A GB1455821A (en) 1972-11-02 1972-11-02 Generation and monitoring of freuqencies related by a rational ratio

Publications (1)

Publication Number Publication Date
GB1455821A true GB1455821A (en) 1976-11-17

Family

ID=10456575

Family Applications (1)

Application Number Title Priority Date Filing Date
GB5059972A Expired GB1455821A (en) 1972-11-02 1972-11-02 Generation and monitoring of freuqencies related by a rational ratio

Country Status (1)

Country Link
GB (1) GB1455821A (en)

Cited By (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2500245A1 (en) * 1981-02-02 1982-08-20 Rca Corp TELEVISION SAMPLE SIGNAL PROCESSING SYSTEM, DIGITAL TELEVISION DIGITAL SIGNAL TRANSMISSION SYSTEM, TRANSCODING METHOD, AND TELEVISION DIGITAL SIGNAL RECEIVER
EP0064122A2 (en) * 1981-04-30 1982-11-10 Rai Radiotelevisione Italiana Digital ITS signal generator usable as a reference standard instrument in systems for producing, transmitting and diffusing color television signals by PAL system
FR2506102A1 (en) * 1981-05-11 1982-11-19 Rca Corp TELEVISION SIGNAL TRANSCODER AND DIGITAL MULTIPLIER
EP0189319A2 (en) * 1985-01-23 1986-07-30 Sony Corporation Phase-locked loop
FR2577092A1 (en) * 1985-02-04 1986-08-08 Rca Corp APPARATUS FOR DETECTING NON-STANDARD VIDEO SIGNALS
US5021872A (en) * 1989-05-26 1991-06-04 Rca Licensing Corporation Phase locked subcarrier regenerator
EP0817482A2 (en) * 1996-07-02 1998-01-07 Matsushita Electric Industrial Co., Ltd. Scanning line converting circuit and interpolation coefficient generating circuit

Cited By (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2500245A1 (en) * 1981-02-02 1982-08-20 Rca Corp TELEVISION SAMPLE SIGNAL PROCESSING SYSTEM, DIGITAL TELEVISION DIGITAL SIGNAL TRANSMISSION SYSTEM, TRANSCODING METHOD, AND TELEVISION DIGITAL SIGNAL RECEIVER
EP0064122A2 (en) * 1981-04-30 1982-11-10 Rai Radiotelevisione Italiana Digital ITS signal generator usable as a reference standard instrument in systems for producing, transmitting and diffusing color television signals by PAL system
EP0064122A3 (en) * 1981-04-30 1984-05-09 Rai Radiotelevisione Italiana Digital its signal generator usable as a reference standard instrument in systems for producing, transmitting and diffusing color television signals by pal system
FR2506102A1 (en) * 1981-05-11 1982-11-19 Rca Corp TELEVISION SIGNAL TRANSCODER AND DIGITAL MULTIPLIER
EP0189319A2 (en) * 1985-01-23 1986-07-30 Sony Corporation Phase-locked loop
EP0189319A3 (en) * 1985-01-23 1987-10-21 Sony Corporation Phase locked loop
FR2577092A1 (en) * 1985-02-04 1986-08-08 Rca Corp APPARATUS FOR DETECTING NON-STANDARD VIDEO SIGNALS
US5021872A (en) * 1989-05-26 1991-06-04 Rca Licensing Corporation Phase locked subcarrier regenerator
EP0817482A2 (en) * 1996-07-02 1998-01-07 Matsushita Electric Industrial Co., Ltd. Scanning line converting circuit and interpolation coefficient generating circuit
EP0817482A3 (en) * 1996-07-02 2000-04-26 Matsushita Electric Industrial Co., Ltd. Scanning line converting circuit and interpolation coefficient generating circuit
US6380979B1 (en) * 1996-07-02 2002-04-30 Matsushita Electric Industrial Co., Ltd. Scanning line converting circuit and interpolation coefficient generating circuit

Similar Documents

Publication Publication Date Title
EP0248551B1 (en) Synchronization of asynchronous data signals
US4573176A (en) Fractional frequency divider
US4169659A (en) Multiple standard television sync generator
US5088057A (en) Rational rate frequency generator
US4445215A (en) Programmable frequency ratio synchronous parallel-to-serial data converter
US4006475A (en) Digital-to-analog converter with digitally distributed amplitude supplement
US3731219A (en) Phase locked loop
GB1455821A (en) Generation and monitoring of freuqencies related by a rational ratio
ES473448A1 (en) Digital frequency divider
GB2039695A (en) Synchronizing signal generators
US3633115A (en) Digital voltage controlled oscillator producing an output clock which follows the phase variation of an input clock
US4636861A (en) Two-loop line deflection system
ES414591A1 (en) Frame synchronization system
US3499995A (en) Frequency and time division multiplex signalling systems using successive changes of frequency band and time slot
JPH0514185A (en) Clock signal generator using frequency fraction division
GB1261447A (en) Multiplex transmission system
US3742135A (en) Television systems
US2546974A (en) Pulse multiplex signaling system
GB1580290A (en) Method for the digital clamping of pulse code modulated video signals
EP0168426B1 (en) Multiple frequency digital phase locked loop
US3740669A (en) M-ary fsk digital modulator
US4246609A (en) Switchable synchronizing-signal generator suitable for several television standards
US3989889A (en) Digital dissolver
GB2052815A (en) Digital frequency multiplier
US5017889A (en) Digital phase-locked loop using a tapped delay line in a phase meter

Legal Events

Date Code Title Description
PS Patent sealed
PCNP Patent ceased through non-payment of renewal fee

Effective date: 19930131