GB1411182A - Data processing - Google Patents
Data processingInfo
- Publication number
- GB1411182A GB1411182A GB56073A GB56073A GB1411182A GB 1411182 A GB1411182 A GB 1411182A GB 56073 A GB56073 A GB 56073A GB 56073 A GB56073 A GB 56073A GB 1411182 A GB1411182 A GB 1411182A
- Authority
- GB
- United Kingdom
- Prior art keywords
- memory
- units
- processors
- control
- fta
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/46—Multiprogramming arrangements
- G06F9/48—Program initiating; Program switching, e.g. by interrupt
- G06F9/4806—Task transfer initiation or dispatching
- G06F9/4812—Task transfer initiation or dispatching by interrupt, e.g. masked
- G06F9/4825—Interrupt from clock, e.g. time of day
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/16—Error detection or correction of the data by redundancy in hardware
- G06F11/20—Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements
- G06F11/2002—Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements where interconnections or communication control functionality are redundant
- G06F11/2005—Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements where interconnections or communication control functionality are redundant using redundant communication controllers
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/16—Error detection or correction of the data by redundancy in hardware
- G06F11/20—Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements
- G06F11/202—Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements where processing functionality is redundant
- G06F11/2023—Failover techniques
- G06F11/2025—Failover techniques using centralised failover control functionality
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/16—Error detection or correction of the data by redundancy in hardware
- G06F11/20—Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements
- G06F11/202—Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements where processing functionality is redundant
- G06F11/2043—Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements where processing functionality is redundant where the redundant components share a common memory address space
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
- G06F15/177—Initialisation or configuration control
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/46—Multiprogramming arrangements
- G06F9/50—Allocation of resources, e.g. of the central processing unit [CPU]
- G06F9/5061—Partitioning or combining of resources
- G06F9/5066—Algorithms for mapping a plurality of inter-dependent sub-tasks onto a plurality of physical CPUs
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04Q—SELECTING
- H04Q3/00—Selecting arrangements
- H04Q3/42—Circuit arrangements for indirect selecting controlled by common circuits, e.g. register controller, marker
- H04Q3/54—Circuit arrangements for indirect selecting controlled by common circuits, e.g. register controller, marker in which the logic circuitry controlling the exchange is centralised
- H04Q3/545—Circuit arrangements for indirect selecting controlled by common circuits, e.g. register controller, marker in which the logic circuitry controlling the exchange is centralised using a stored programme
- H04Q3/54541—Circuit arrangements for indirect selecting controlled by common circuits, e.g. register controller, marker in which the logic circuitry controlling the exchange is centralised using a stored programme using multi-processor systems
- H04Q3/5455—Multi-processor, parallelism, distributed systems
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/0703—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
- G06F11/0751—Error or fault detection not based on redundancy
- G06F11/0754—Error or fault detection not based on redundancy by exceeding limits
- G06F11/0757—Error or fault detection not based on redundancy by exceeding limits by exceeding a time limit, i.e. time-out, e.g. watchdogs
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/16—Error detection or correction of the data by redundancy in hardware
- G06F11/20—Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements
- G06F11/202—Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements where processing functionality is redundant
- G06F11/2023—Failover techniques
- G06F11/203—Failover techniques using migration
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/16—Error detection or correction of the data by redundancy in hardware
- G06F11/20—Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements
- G06F11/202—Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements where processing functionality is redundant
- G06F11/2035—Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements where processing functionality is redundant without idle spare hardware
Abstract
1411182 Digital computers STANDARD TELEPHONES & CABLES Ltd 4 Jan 1973 560/73 Heading G4A [Also in Division H4] A multi processor computer system, e.g. for controlling a telecommunication exchange, has processors CPU1-CPUn which can access any memory block M1-Mn, e.g. permanent or erasable, via memory control units MCUIMCUN, communicate with other parts of the system via the memory, and control channel multiplexor units CMUI-CMUn. A function and time allotter FTA (Fig. 2, not shown) produces clock interrupt signals which alter the allocation of tasks (e.g. programs for telephone calls) to the processors at frequent intervals and also when a fault develops in any processor, all processors being capable of handling any task. Alloter FTA has three replicated units each with a clock generator, a control unit and a microprogram memory holding the status of each CPU and two adjustable algorithms which control the time and reallocation functions. These units are connected via majority logic to the interrupt lines. Read/write of memory content or task reallocation can be effected by manual controls or by program, and the system state is shown on a display. Also provided are back up magnetic drum or disc memories MM, teleprinters or line printers SP, and diagnostic programs for hardware and software. When a unit is faulty the system is reconfigured and, when it has been repaired, the system is manually interrupted and diagnostic programs effected before it is returned to service.
Priority Applications (9)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
GB56073A GB1411182A (en) | 1973-01-04 | 1973-01-04 | Data processing |
NL7316994A NL7316994A (en) | 1973-01-04 | 1973-12-12 | |
AU63896/73A AU487232B2 (en) | 1973-01-04 | 1973-12-21 | Improvements in or relating to data processing |
DE19732364082 DE2364082A1 (en) | 1973-01-04 | 1973-12-21 | MEMORY PROGRAMMED DATA PROCESSING SYSTEM FOR THE CONTROL OF EXTERNAL SYSTEMS |
JP48144589A JPS5025147A (en) | 1973-01-04 | 1973-12-27 | |
FR7400134A FR2213540B1 (en) | 1973-01-04 | 1974-01-03 | |
IT1903174A IT1006706B (en) | 1973-01-04 | 1974-01-03 | MULTI-PROCESSING SYSTEM |
ES422031A ES422031A1 (en) | 1973-01-04 | 1974-01-04 | Data processing |
BE2053335A BE809382R (en) | 1973-01-04 | 1974-01-04 | GEGEVENS VERWERKEND STELSEL |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
GB56073A GB1411182A (en) | 1973-01-04 | 1973-01-04 | Data processing |
Publications (1)
Publication Number | Publication Date |
---|---|
GB1411182A true GB1411182A (en) | 1975-10-22 |
Family
ID=9706525
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
GB56073A Expired GB1411182A (en) | 1973-01-04 | 1973-01-04 | Data processing |
Country Status (8)
Country | Link |
---|---|
JP (1) | JPS5025147A (en) |
BE (1) | BE809382R (en) |
DE (1) | DE2364082A1 (en) |
ES (1) | ES422031A1 (en) |
FR (1) | FR2213540B1 (en) |
GB (1) | GB1411182A (en) |
IT (1) | IT1006706B (en) |
NL (1) | NL7316994A (en) |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0006216A1 (en) | 1978-06-15 | 1980-01-09 | International Business Machines Corporation | Improvements in digital data processing systems |
EP0006164A1 (en) * | 1978-06-16 | 1980-01-09 | International Business Machines Corporation | Multiprocessor system with jointly usable storages |
GB2165975A (en) * | 1984-10-24 | 1986-04-23 | Ibm | Dynamically allocated local/global storage system |
GB2262169A (en) * | 1991-11-21 | 1993-06-09 | Scott John Charles Morgan | Storage and retrieval of information in electronic memory |
GB2273378A (en) * | 1992-12-09 | 1994-06-15 | Mitsubishi Electric Corp | Task allocation in a network. |
Families Citing this family (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS528711A (en) * | 1975-07-09 | 1977-01-22 | Nippon Telegr & Teleph Corp <Ntt> | Dispersion-control electronic exchange system |
US4074072A (en) * | 1976-05-24 | 1978-02-14 | Bell Telephone Laboratories, Incorporated | Multiprocessor control of a partitioned switching network by control communication through the network |
JPS53129907A (en) * | 1977-04-19 | 1978-11-13 | Nec Corp | Exchange control system |
JPS5486204A (en) * | 1977-12-21 | 1979-07-09 | Nec Corp | Inter-module interface system |
IT1111606B (en) * | 1978-03-03 | 1986-01-13 | Cselt Centro Studi Lab Telecom | MULTI-CONFIGURABLE MODULAR PROCESSING SYSTEM INTEGRATED WITH A PRE-PROCESSING SYSTEM |
DE2813721C2 (en) * | 1978-03-30 | 1980-05-14 | Siemens Ag, 1000 Berlin Und 8000 Muenchen | Circuit arrangement for an indirectly controlled switching system, in particular telephone switching system |
DE2941956A1 (en) * | 1979-10-17 | 1981-04-30 | Telefonbau Und Normalzeit Gmbh, 6000 Frankfurt | Process control from central multiple processor controller - using processor selector and central and distributed memory system |
FR2477809B1 (en) * | 1980-03-10 | 1987-08-21 | Jeumont Schneider | SYSTEM FOR FAST TRANSMISSION OF MESSAGES BETWEEN COMPUTERS |
US4823256A (en) * | 1984-06-22 | 1989-04-18 | American Telephone And Telegraph Company, At&T Bell Laboratories | Reconfigurable dual processor system |
EP0216359A3 (en) * | 1985-09-26 | 1987-09-30 | Siemens Aktiengesellschaft | Method of preventing overloading of the central controller of a processor-controlled telephone system |
DE3707998A1 (en) * | 1987-03-12 | 1988-09-22 | Gerhard G Thomas | COMPUTER SYSTEM, ESPECIALLY FOR SIMULATING BIOLOGICAL PROCESSES |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
SE313849B (en) * | 1966-03-25 | 1969-08-25 | Ericsson Telefon Ab L M | |
GB1332797A (en) * | 1970-09-02 | 1973-10-03 | Plessey Co Ltd | Programme interrupt facilities in data processing systems |
-
1973
- 1973-01-04 GB GB56073A patent/GB1411182A/en not_active Expired
- 1973-12-12 NL NL7316994A patent/NL7316994A/xx not_active Application Discontinuation
- 1973-12-21 DE DE19732364082 patent/DE2364082A1/en not_active Withdrawn
- 1973-12-27 JP JP48144589A patent/JPS5025147A/ja active Pending
-
1974
- 1974-01-03 IT IT1903174A patent/IT1006706B/en active
- 1974-01-03 FR FR7400134A patent/FR2213540B1/fr not_active Expired
- 1974-01-04 ES ES422031A patent/ES422031A1/en not_active Expired
- 1974-01-04 BE BE2053335A patent/BE809382R/en active
Cited By (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0006216A1 (en) | 1978-06-15 | 1980-01-09 | International Business Machines Corporation | Improvements in digital data processing systems |
EP0006164A1 (en) * | 1978-06-16 | 1980-01-09 | International Business Machines Corporation | Multiprocessor system with jointly usable storages |
GB2165975A (en) * | 1984-10-24 | 1986-04-23 | Ibm | Dynamically allocated local/global storage system |
GB2262169A (en) * | 1991-11-21 | 1993-06-09 | Scott John Charles Morgan | Storage and retrieval of information in electronic memory |
GB2262169B (en) * | 1991-11-21 | 1995-06-21 | Scott John Charles Morgan | Storage and retrieval of information in electronic memory |
GB2273378A (en) * | 1992-12-09 | 1994-06-15 | Mitsubishi Electric Corp | Task allocation in a network. |
GB2273378B (en) * | 1992-12-09 | 1996-11-06 | Mitsubishi Electric Corp | Client server system and control method thereof |
US6169991B1 (en) | 1992-12-09 | 2001-01-02 | Mitsubishi Denki Kabushiki Kaisha | Client server system and control method thereof |
Also Published As
Publication number | Publication date |
---|---|
DE2364082A1 (en) | 1974-07-18 |
JPS5025147A (en) | 1975-03-17 |
IT1006706B (en) | 1976-10-20 |
FR2213540B1 (en) | 1978-08-11 |
AU6389673A (en) | 1975-06-26 |
NL7316994A (en) | 1974-07-08 |
FR2213540A1 (en) | 1974-08-02 |
ES422031A1 (en) | 1976-08-01 |
BE809382R (en) | 1974-07-04 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
GB1411182A (en) | Data processing | |
CA1236582A (en) | Processor i/o and interrupt filters | |
US3781810A (en) | Scheme for saving and restoring register contents in a data processor | |
US3573855A (en) | Computer memory protection | |
US6480919B2 (en) | Method and apparatus for providing seamless hooking and intercepting of selected kernel and hal exported entry points | |
EP0288636B1 (en) | Network communications adapter | |
US3566363A (en) | Processor to processor communication in a multiprocessor computer system | |
US3678467A (en) | Multiprocessor with cooperative program execution | |
US3560934A (en) | Arrangement for effecting vector mode operation in multiprocessing systems | |
EP0116694B1 (en) | Method for dynamically reconfiguring a data processing system for added devices | |
IE46065L (en) | Telephone switching system | |
US4001784A (en) | Data processing system having a plurality of input/output channels and physical resources dedicated to distinct and interruptible service levels | |
GB1267582A (en) | Digital electronic data processing systems | |
GB1432279A (en) | Multiple user data processing systems | |
GB1466488A (en) | Modular digital computer systems | |
GB1042973A (en) | Computer arrangements | |
US3706077A (en) | Multiprocessor type information processing system with control table usage indicator | |
GB1158339A (en) | Data Processing Arrangements. | |
EP0577614B1 (en) | Real-time i/o operation in a vector processing computer system | |
GB1521449A (en) | Digital data processing apparatus | |
US4713793A (en) | Circuit for CCIS data transfer between a CPU and a plurality of terminal equipment controllers | |
Olson | Safeguard data-processing system: Architecture of the central logic and control | |
US3212060A (en) | Digital processing systems | |
JP2962767B2 (en) | Memory access method for DMA device | |
EP0457437A2 (en) | Data processing system having plural adapters connecting plural peripheral devices |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PS | Patent sealed | ||
435 | Patent endorsed 'licences of right' on the date specified (sect. 35/1949) | ||
PCNP | Patent ceased through non-payment of renewal fee |