GB1226125A - - Google Patents
Info
- Publication number
- GB1226125A GB1226125A GB1226125DA GB1226125A GB 1226125 A GB1226125 A GB 1226125A GB 1226125D A GB1226125D A GB 1226125DA GB 1226125 A GB1226125 A GB 1226125A
- Authority
- GB
- United Kingdom
- Prior art keywords
- instruction
- arithmetic unit
- processing unit
- unit
- point
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 238000012986 modification Methods 0.000 abstract 2
- 230000004048 modification Effects 0.000 abstract 2
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
- G06F9/3867—Concurrent instruction execution, e.g. pipeline or look ahead using instruction pipelines
Landscapes
- Engineering & Computer Science (AREA)
- Software Systems (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Advance Control (AREA)
Abstract
1,226,125. Data processing. GENERAL ELECTRIC CO. 11 July, 1968 [14 July, 1967], No. 33070/68. Heading G4A. A data processing system comprises a processing unit which fetches instruction and operand words from memory and if appropriate sends them to an arithmetic unit (e.g. floating point), execution of an instruction by the arithmetic unit being overlapped with a further instruction fetch and performance by the processing unit of any address modifications required by the further instruction, the state of the arithmetic unit being tested by the processing unit on completion of the address modifications to cause the processing unit to wait or proceed according to the result of the test. The processing unit, which includes an adder and instruction decoder, proceeds (sending the instruction and operand words to the arithmetic unit if appropriate) when the arithmetic unit is no longer busy on the previous instruction, but only after performing an interrupt subroutine if a signal from the arithmetic unit indicates an attempt to divide by zero or an exponent result exceeding its limits (positively or negatively). The floating-point arithmetic unit includes an adder having exponent and mantissa portions, an instruction decoder, uses a control count to terminate operations, and is also capable of fixed-point operations. It specifies to the processing unit the number of operands to be accessed for the current instruction.
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US65349267A | 1967-07-14 | 1967-07-14 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| GB1226125A true GB1226125A (en) | 1971-03-24 |
Family
ID=24621101
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| GB1226125D Expired GB1226125A (en) | 1967-07-14 | 1968-07-11 |
Country Status (2)
| Country | Link |
|---|---|
| FR (1) | FR1603145A (en) |
| GB (1) | GB1226125A (en) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| FR2305786A1 (en) * | 1975-03-26 | 1976-10-22 | Honeywell Inf Systems | ADVANCED ENTRY INSTRUCTION WITH PRE-EXTRACTED SIMULTANEOUS EXECUTION AND PIPE-LINE ARRANGEMENTS |
| FR2389175A1 (en) * | 1977-04-28 | 1978-11-24 | Ibm | DATA PROCESSING SYSTEM INCLUDING AN AUXILIARY PROCESSOR |
-
1968
- 1968-07-11 GB GB1226125D patent/GB1226125A/en not_active Expired
- 1968-07-12 FR FR1603145D patent/FR1603145A/fr not_active Expired
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| FR2305786A1 (en) * | 1975-03-26 | 1976-10-22 | Honeywell Inf Systems | ADVANCED ENTRY INSTRUCTION WITH PRE-EXTRACTED SIMULTANEOUS EXECUTION AND PIPE-LINE ARRANGEMENTS |
| FR2389175A1 (en) * | 1977-04-28 | 1978-11-24 | Ibm | DATA PROCESSING SYSTEM INCLUDING AN AUXILIARY PROCESSOR |
Also Published As
| Publication number | Publication date |
|---|---|
| FR1603145A (en) | 1971-03-22 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| ES8402954A1 (en) | Information processing unit. | |
| US4823260A (en) | Mixed-precision floating point operations from a single instruction opcode | |
| US5675777A (en) | Architecture for minimal instruction set computing system | |
| CA1295742C (en) | Method and apparatus for precise floating point exceptions | |
| GB1410837A (en) | Data processors | |
| GB2200483A (en) | High performance microprocessor | |
| US4713750A (en) | Microprocessor with compact mapped programmable logic array | |
| GB1055704A (en) | Improvements relating to electronic data processing systems | |
| GB1097449A (en) | A digital electronic computer system | |
| GB1457878A (en) | Microprogramme controller for data processor | |
| GB1426748A (en) | Small micro-programme data processing system employing multi- syllable micro instructions | |
| JPH11327903A (en) | Ieee-based floating-point unit | |
| GB1412053A (en) | Programmable digital signal processor | |
| GB1321851A (en) | Multi-mode process control computer with bit processing | |
| GB1443064A (en) | Microprogramme unit for a data processor | |
| JPS5729153A (en) | Control system for instruction processing order | |
| KR880001418B1 (en) | Data processor | |
| US5410660A (en) | System and method for executing branch on bit set/clear instructions using microprogramming flow | |
| GB1226125A (en) | ||
| JPS56124952A (en) | Information processing equipment | |
| JPH06202868A (en) | Method and system for high-speed floating point exceptional stand system operation in multiscalar processor system | |
| JPS5461851A (en) | Data processing system | |
| US4649478A (en) | Operation code selected overflow interrupts | |
| JPH0232663B2 (en) | JOKENTSUKIHIKAKUENZANSOCHI | |
| JPS5794999A (en) | Protection system for microinstruction control memory |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| CSNS | Application of which complete specification have been accepted and published, but patent is not sealed |