FR2406250A1 - Microprocessor memory direct accessing system - has buffer interface controlling data addressing and transfer between memory, drive circuit and logic circuitry - Google Patents
Microprocessor memory direct accessing system - has buffer interface controlling data addressing and transfer between memory, drive circuit and logic circuitryInfo
- Publication number
- FR2406250A1 FR2406250A1 FR7731140A FR7731140A FR2406250A1 FR 2406250 A1 FR2406250 A1 FR 2406250A1 FR 7731140 A FR7731140 A FR 7731140A FR 7731140 A FR7731140 A FR 7731140A FR 2406250 A1 FR2406250 A1 FR 2406250A1
- Authority
- FR
- France
- Prior art keywords
- memory
- drive circuit
- buffer interface
- logic circuitry
- transfer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/16—Handling requests for interconnection or transfer for access to memory bus
- G06F13/18—Handling requests for interconnection or transfer for access to memory bus based on priority control
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
- G06F13/28—Handling requests for interconnection or transfer for access to input/output bus using burst mode transfer, e.g. direct memory access DMA, cycle steal
- G06F13/287—Multiplexed DMA
Abstract
The system comprises a buffer interface (5) which during a period of accessing of the drive circuit from a memory supplies data addresses contained in the memory. It also maintains the continuous circulation of corresponding data between the drive circuit and the memory. This also operates during the rest of the drive circuit accessing period and puts into memory the required data till the termination of the accessing period. It can also operate to break the data circulation towards the memory and the corresp. logic circuitry to control the buffer interface inhibition.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
FR7731140A FR2406250A1 (en) | 1977-10-17 | 1977-10-17 | Microprocessor memory direct accessing system - has buffer interface controlling data addressing and transfer between memory, drive circuit and logic circuitry |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
FR7731140A FR2406250A1 (en) | 1977-10-17 | 1977-10-17 | Microprocessor memory direct accessing system - has buffer interface controlling data addressing and transfer between memory, drive circuit and logic circuitry |
Publications (2)
Publication Number | Publication Date |
---|---|
FR2406250A1 true FR2406250A1 (en) | 1979-05-11 |
FR2406250B1 FR2406250B1 (en) | 1983-04-08 |
Family
ID=9196576
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
FR7731140A Granted FR2406250A1 (en) | 1977-10-17 | 1977-10-17 | Microprocessor memory direct accessing system - has buffer interface controlling data addressing and transfer between memory, drive circuit and logic circuitry |
Country Status (1)
Country | Link |
---|---|
FR (1) | FR2406250A1 (en) |
Cited By (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
FR2461300A1 (en) * | 1979-07-10 | 1981-01-30 | Lucas Industries Ltd | Multiple computers with access to common memory - have interface unit based on address and data multiplexer |
FR2465269A1 (en) * | 1979-09-12 | 1981-03-20 | Cii Honeywell Bull | ASYNCHRONOUS DEMAND SELECTOR IN AN INFORMATION PROCESSING SYSTEM |
FR2505584A1 (en) * | 1981-05-07 | 1982-11-12 | Burr Brown Res Corp | CIRCUIT FOR REPORTING DATA BETWEEN TWO SYSTEMS |
FR2513469A1 (en) * | 1981-09-24 | 1983-03-25 | Thomson Csf Mat Tel | Rapid signal selecting circuit - uses input monostable multivibrators followed by coder-selector circuit and signal validating circuit |
FR2541796A1 (en) * | 1983-02-25 | 1984-08-31 | Texas Instruments France | DEVICE FOR DISTRIBUTING THE ACCESS TIME OF A MEMORY ON SEVERAL USERS |
EP0243113A2 (en) * | 1986-04-23 | 1987-10-28 | Hitachi, Ltd. | Data processor |
EP0055168B1 (en) * | 1980-12-12 | 1988-03-02 | TEXAS INSTRUMENTS FRANCE Société dite: | Method and apparatus for displaying messages containing pages on a raster-scanned display system, e.g. a c.r.t. screen |
EP0055167B1 (en) * | 1980-12-12 | 1988-06-01 | TEXAS INSTRUMENTS FRANCE Société dite: | Method and apparatus for displaying messages on a raster-scanned display system, e.g. a crt screen, using a segmented memory |
-
1977
- 1977-10-17 FR FR7731140A patent/FR2406250A1/en active Granted
Cited By (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
FR2461300A1 (en) * | 1979-07-10 | 1981-01-30 | Lucas Industries Ltd | Multiple computers with access to common memory - have interface unit based on address and data multiplexer |
FR2465269A1 (en) * | 1979-09-12 | 1981-03-20 | Cii Honeywell Bull | ASYNCHRONOUS DEMAND SELECTOR IN AN INFORMATION PROCESSING SYSTEM |
EP0025731A1 (en) * | 1979-09-12 | 1981-03-25 | COMPAGNIE INTERNATIONALE POUR L'INFORMATIQUE CII - HONEYWELL BULL (dite CII-HB) | Selecting circuit for asynchronous requests in an information processing system |
EP0055168B1 (en) * | 1980-12-12 | 1988-03-02 | TEXAS INSTRUMENTS FRANCE Société dite: | Method and apparatus for displaying messages containing pages on a raster-scanned display system, e.g. a c.r.t. screen |
EP0055167B1 (en) * | 1980-12-12 | 1988-06-01 | TEXAS INSTRUMENTS FRANCE Société dite: | Method and apparatus for displaying messages on a raster-scanned display system, e.g. a crt screen, using a segmented memory |
FR2505584A1 (en) * | 1981-05-07 | 1982-11-12 | Burr Brown Res Corp | CIRCUIT FOR REPORTING DATA BETWEEN TWO SYSTEMS |
FR2513469A1 (en) * | 1981-09-24 | 1983-03-25 | Thomson Csf Mat Tel | Rapid signal selecting circuit - uses input monostable multivibrators followed by coder-selector circuit and signal validating circuit |
FR2541796A1 (en) * | 1983-02-25 | 1984-08-31 | Texas Instruments France | DEVICE FOR DISTRIBUTING THE ACCESS TIME OF A MEMORY ON SEVERAL USERS |
EP0120745A1 (en) * | 1983-02-25 | 1984-10-03 | TEXAS INSTRUMENTS FRANCE Société dite: | Apparatus permitting memory access timesharing by a plurality of users |
EP0243113A2 (en) * | 1986-04-23 | 1987-10-28 | Hitachi, Ltd. | Data processor |
EP0243113A3 (en) * | 1986-04-23 | 1989-11-02 | Hitachi, Ltd. | Data processor |
Also Published As
Publication number | Publication date |
---|---|
FR2406250B1 (en) | 1983-04-08 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CA2003926A1 (en) | Method of processing data | |
ES8306900A1 (en) | Terminal independent color memory for a digital image display system. | |
EP0540206A3 (en) | Information handling apparatus allowing direct memory access | |
CA2100094A1 (en) | Memory control circuit for use with a copy back cache system | |
MY112000A (en) | Smart card message transfer without microprocessor intervention | |
DE3782500D1 (en) | SHARED STORAGE INTERFACE FOR DATA PROCESSING SYSTEM. | |
FR2406250A1 (en) | Microprocessor memory direct accessing system - has buffer interface controlling data addressing and transfer between memory, drive circuit and logic circuitry | |
EP0139254A3 (en) | Apparatus and method for direct memory to peripheral and peripheral to memory data transfer | |
ES8801050A1 (en) | Interface for direct information transfer. | |
EP0472285A3 (en) | External memory access control for a processing system | |
EP0111161A3 (en) | Device for initiating microinstructions for at least two independently working function units in an integrated microprogrammed electronic module, and method for its operation | |
AU543672B2 (en) | Pcm switching | |
JPS6462704A (en) | High speed working system | |
EP0655689A3 (en) | Cache memory control system. | |
EP0292791A3 (en) | Microprogrammed systems software instruction undo | |
JPS56116138A (en) | Input and output controller | |
JPS5660933A (en) | Information processor | |
JPS558605A (en) | Data processing system | |
JPS5487431A (en) | Information display unit | |
JPS57212520A (en) | Data transferring system | |
JPS56121130A (en) | Dma control system | |
JPS54104745A (en) | Control system for data transfer | |
JPS57117054A (en) | Data transfer controller of memory | |
JPS5764835A (en) | Direct memory access system of microprocessor | |
JPS5498134A (en) | Input/output control system |