EP2384816B1 - Method of manufacturing a nanochannel device - Google Patents
Method of manufacturing a nanochannel device Download PDFInfo
- Publication number
- EP2384816B1 EP2384816B1 EP11164603.0A EP11164603A EP2384816B1 EP 2384816 B1 EP2384816 B1 EP 2384816B1 EP 11164603 A EP11164603 A EP 11164603A EP 2384816 B1 EP2384816 B1 EP 2384816B1
- Authority
- EP
- European Patent Office
- Prior art keywords
- nanochannel
- growth
- embedded
- width
- recessed region
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B82—NANOTECHNOLOGY
- B82Y—SPECIFIC USES OR APPLICATIONS OF NANOSTRUCTURES; MEASUREMENT OR ANALYSIS OF NANOSTRUCTURES; MANUFACTURE OR TREATMENT OF NANOSTRUCTURES
- B82Y15/00—Nanotechnology for interacting, sensing or actuating, e.g. quantum dots as markers in protein assays or molecular motors
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B01—PHYSICAL OR CHEMICAL PROCESSES OR APPARATUS IN GENERAL
- B01L—CHEMICAL OR PHYSICAL LABORATORY APPARATUS FOR GENERAL USE
- B01L3/00—Containers or dishes for laboratory use, e.g. laboratory glassware; Droppers
- B01L3/50—Containers for the purpose of retaining a material to be analysed, e.g. test tubes
- B01L3/502—Containers for the purpose of retaining a material to be analysed, e.g. test tubes with fluid transport, e.g. in multi-compartment structures
- B01L3/5027—Containers for the purpose of retaining a material to be analysed, e.g. test tubes with fluid transport, e.g. in multi-compartment structures by integrated microfluidic structures, i.e. dimensions of channels and chambers are such that surface tension forces are important, e.g. lab-on-a-chip
- B01L3/502707—Containers for the purpose of retaining a material to be analysed, e.g. test tubes with fluid transport, e.g. in multi-compartment structures by integrated microfluidic structures, i.e. dimensions of channels and chambers are such that surface tension forces are important, e.g. lab-on-a-chip characterised by the manufacture of the container or its components
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B82—NANOTECHNOLOGY
- B82Y—SPECIFIC USES OR APPLICATIONS OF NANOSTRUCTURES; MEASUREMENT OR ANALYSIS OF NANOSTRUCTURES; MANUFACTURE OR TREATMENT OF NANOSTRUCTURES
- B82Y40/00—Manufacture or treatment of nanostructures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02367—Substrates
- H01L21/0237—Materials
- H01L21/02373—Group 14 semiconducting materials
- H01L21/02381—Silicon, silicon germanium, germanium
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02367—Substrates
- H01L21/02428—Structure
- H01L21/0243—Surface structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02367—Substrates
- H01L21/02433—Crystal orientation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02518—Deposited layers
- H01L21/02521—Materials
- H01L21/02524—Group 14 semiconducting materials
- H01L21/02532—Silicon, silicon germanium, germanium
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02518—Deposited layers
- H01L21/02587—Structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02612—Formation types
- H01L21/02617—Deposition types
- H01L21/0262—Reduction or decomposition of gaseous compounds, e.g. CVD
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02612—Formation types
- H01L21/02617—Deposition types
- H01L21/02636—Selective deposition, e.g. simultaneous growth of mono- and non-monocrystalline semiconductor materials
- H01L21/02639—Preparation of substrate for selective deposition
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B01—PHYSICAL OR CHEMICAL PROCESSES OR APPARATUS IN GENERAL
- B01L—CHEMICAL OR PHYSICAL LABORATORY APPARATUS FOR GENERAL USE
- B01L2300/00—Additional constructional details
- B01L2300/06—Auxiliary integrated devices, integrated components
- B01L2300/0627—Sensor or part of a sensor is integrated
- B01L2300/0636—Integrated biosensor, microarrays
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B01—PHYSICAL OR CHEMICAL PROCESSES OR APPARATUS IN GENERAL
- B01L—CHEMICAL OR PHYSICAL LABORATORY APPARATUS FOR GENERAL USE
- B01L2300/00—Additional constructional details
- B01L2300/06—Auxiliary integrated devices, integrated components
- B01L2300/0627—Sensor or part of a sensor is integrated
- B01L2300/0645—Electrodes
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B01—PHYSICAL OR CHEMICAL PROCESSES OR APPARATUS IN GENERAL
- B01L—CHEMICAL OR PHYSICAL LABORATORY APPARATUS FOR GENERAL USE
- B01L2300/00—Additional constructional details
- B01L2300/08—Geometry, shape and general structure
- B01L2300/0896—Nanoscaled
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/764—Air gaps
Definitions
- the present invention relates to a method for manufacturing said nanochannel device.
- the method can for example be used or integrated in high throughput and low cost manufacturing such as the ultra-large scale integration semiconductor manufacturing.
- Manipulating matter at the nanometer scale is important for many electronic, chemical and biological advanced applications, but present solid-state fabrication methods do not reproducibly achieve dimensional control at the nanometer scale.
- nanochannels or nanopores with pore width (or channel width) of less than 10nm are of great interest in single molecule or DNA separation and detection.
- a sequence of oxidation and CMP is a well established technique, with a high process complexity, capable to fabricate pores with large diameter.
- Depositing a non-conformal PECVD film is also a well established process suitable for forming pores having a large diameter, but having unfortunately process control issues and requiring thermal treatments upon deposition. Examples are further known from WO03/010289 , which discloses nanosized trenches in a silicon substrate that are sealed with silicon dioxide to leave nanochannels in the center of the trenches, and from US2008/036030 , in which microsized trenches in a silicon substrate are closed by epitaxial growth of silicon, leaving micro channels in the center of the trenches.
- nanochannel device comprising an embedded nanochannel (or nanopore) having a (channel or pore) width smaller than 1 micron, preferably smaller than 10 nm, and a (channel or pore) length in the microns range or longer.
- nanochannel device comprising an embedded nanochannel (or nanopore) having a (substantially) uniform width over the whole length of said nanochannel.
- the present invention is aimed at providing a nanochannel device comprising an array of nanochannels having a regular distribution of nanochannels, each of the nanochannels having a width smaller than 1 micron, preferably smaller than 10nm, a (channel or pore) length in the microns range or longer, and having a (substantially) uniform width over the whole length of each of said nanochannels.
- Yet another aim of the present invention is to provide a method for manufacturing said nanochannel device comprising an embedded nanochannel or array of nanochannels.
- the present invention concerns a method for manufacturing a nanochannel device, according to claim 1.
- a device made using the method according to the present invention can be described as a device comprising a mono-crystalline substrate the monocrystalline substrate having at least one recessed region which exposes predetermined crystallographic planes of the mono-crystalline substrate, the at least one recessed region further having a recess width and comprising a filling material and an embedded nanochannel, wherein a width, a shape and a depth of the embedded nanochannel is determined by the recess width of the at least one recessed region and by a growth rate of a growth front of the filling material in a direction perpendicular to the predetermined crystallographic planes exposed.
- the device of the above may comprise multiple recessed regions, each recessed region comprising an embedded nanochannel.
- the embedded nanochannels may form an array.
- the width of the embedded nanochannel is lower or equal than (about) 1 micron.
- the width of the embedded nanochannel may be lower or equal than (about) 10 nm.
- the filling material is germanium (Ge).
- the filling material may further comprise oxygen, nitrogen and/or carbon.
- a width, a shape and a depth of the embedded nanochannel is determined by the recess width of the recessed region and the growth rate of the growth front of the filling material in the direction perpendicular to the predetermined crystallographic planes exposed.
- no thermal treatment is performed prior to forming the embedded nanochannel.
- the epitaxial deposition method is suitable to control the growth rates of the growth fronts of the filling material in different directions perpendicular to the exposed crystallographic planes, independently of each other.
- the epitaxial deposition method is selected from chemical vapor deposition (CVD) and molecular beam epitaxy (MBE).
- CVD chemical vapor deposition
- MBE molecular beam epitaxy
- the width of the embedded nanochannel is lower than (about) 1 micron.
- the width of the embedded nanochannel is lower than (about) 10 nm.
- a nanochannel device comprising an embedded nanochannel (or nanopore) having a ((substantially) uniform) width smaller than (about) 1 micron, preferably smaller than (about) 10 nm, and a (channel or pore) length in the microns range or longer can be manufactured.
- a nanochannel device comprising an array of nanochannels, said array comprising a regular distribution of nanochannels can be manufactured.
- Each of the nanochannels in said array in said device having a ((substantially) uniform) width smaller than (about) 1 micron, preferably smaller than (about) 10 nm.
- the present invention also provides a method for manufacturing an embedded nanochannel or array of nanochannels having a ((substantially) uniform) width smaller than (about) 1 micron, preferably smaller than (about) 10 nm, and a length in the range of microns or longer, using an epitaxial deposition method compatible with the semiconductor manufacturing.
- the method of the present invention has the advantage over existing methods in prior art that said fabricated nanochannel device comprises a nanochannel, or array of nanochannels, with controlled nanochannel size, width, and length (i.e. dimensional control at nanometer scale), said width being (substantially) uniform over the whole length of said nanochannel(s).
- the method of the invention provides the advantage that a nanochannel device comprising a nanochannel, or array of nanochannels, having a ((substantially) uniform) nanochannel width between (about) 0.5 nm and (about) 1 micron, more preferably between (about) 1 nm and (about) 20 nm, and even more preferably between (about) 5 nm and (about) 10nm, can be manufactured in a reproducible and controllable manner.
- the method of the invention can for example be used (or implemented, or integrated) in high throughput and low cost manufacturing, such as ultra-large scale integration semiconductor manufacturing.
- the method of the present invention has the advantage over existing methods in prior art that it is a simplified (being less complex), low cost, and easy to control, method.
- a device can be manufactured comprising (or consisting of) a mono-crystalline substrate, the mono-crystalline substrate having (or comprising, or consisting of) at least one recessed region (or recess, or trench) which exposes predetermined crystallographic planes of the mono-crystalline substrate, the at least one recessed region (or recess, or trench) further having a recess (or trench) width and comprising a filling material and an embedded nanochannel (or nanopore), wherein the width, the shape, and the depth of the embedded nanochannel (or nanopore) is determined by the recess (or trench) width of the at least one recessed region (or recess, or trench) and by the growth rate of the growth front (or plane) of the filling material in a direction perpendicular to the exposed predetermined crystallographic planes.
- a "mono-crystalline substrate” refers to a mono-crystalline semiconductor substrate per se, or a mono-crystalline epitaxial semiconductor layer formed on a suitable (mono-crystalline or poly-crystalline) semiconductor substrate.
- a mono-crystalline silicon (Si) substrate is used.
- recessed region refers to a recess, or a trench.
- an embedded nanochannel is a nanochannel (or nanopore) which is completely surrounded by the filling material.
- the width of a nanochannel refers to the diameter of the nanochannel in case of a circular cross-section.
- the cross-section of the nanochannel has another regular shape (e.g. diamond-like, a square, a rectangle, a hexagon, a triangle)
- the width of a nanochannel refers to the double of the distance from its center, or axis of symmetry, to a point in the periphery, usually the point farthest from the center or axis (outermost radius r).
- the shape of the embedded nanochannel (or nanopore) in the device according to the invention can be diamond-like, round, square, triangle, rectangle, or hexagonal.
- the "depth of a channel” refers to the distance between the bottom of the channel and the bottom of the recess.
- the depth of the channel depends on the recess width (w) and the ratio between the growth rate GR 001 of the growth front (or plane) perpendicular to the ⁇ 001 ⁇ crystallographic plane (or growth rate GR 100 of the growth front (or plane) perpendicular to the ⁇ 100 ⁇ crystallographic plane) and the growth rate GR 110 of the growth front (or plane) perpendicular to the ⁇ 110 ⁇ crystallographic plane, as illustrated by the formula: z c ⁇ w 2 G R 001 G R 110
- the device manufactured using the method according to the invention comprises (or consists of) multiple recessed regions (or recesses, or trenches), each recessed region comprising (or consisting of) an embedded nanochannel.
- the embedded nanochannels form an array or a network of nanochannels (said array or network of nanochannels comprising a regular distribution of nanochannels).
- said nanochannels of said array or network may be inter-connected or not.
- the width of the embedded nanochannel is lower than or equal to (about) 1 micron, preferably lower than or equal to (about) 10 nm.
- the width of the embedded nanochannels is comprised between (about) 0.5 nm and (about) 1 micron, more preferably between (about) 1 nm and (about) 20 nm, and even more preferably between (about) 5 nm and (about) 10nm.
- the length of the embedded nanochannel is (about) 100 nm or more.
- the width of the embedded nanochannel is (substantially) uniform over the whole length of said embedded nanochannel.
- a "(substantially) uniform width of the embedded nanochannel over the whole length of said embedded nanochannel” refers to a width of the embedded nanochannel being (substantially) the same over the whole length of said embedded nanochannel.
- the embedded nanochannel is horizontal.
- a “horizontal (embedded) nanochannel” refers to a (embedded) nanochannel having its longest dimension (or length) in a horizontal direction (i.e. horizontal or parallel with respect to the bottom (plane) of the recess region).
- the filling material (or the material wherein the nanochannel is embedded) can be any material suitable to be (selectively and conformal) grown epitaxially and (directly) in a pre-defined (or pre-etched) recess (or recessed region, or trench).
- the filling material is germanium (Ge).
- the filling material further comprises oxygen, nitrogen, and/or carbon.
- the filling material may be further treated to form oxides, nitrides, or carbides of said filling material.
- said at least one recessed region (or recess, or trench) (having a recess width and recess depth) is formed in said substrate by a patterning process (or lithography and etching process).
- the filling material is only (or selectively) formed (directly) in (or inside) the at least one recessed region (or recess, or trench).
- no chemical-mechanical processing (or chemical-mechanical polishing, or CMP) step is performed (or in other words, in the method of the invention, a CMP step is avoided).
- said growth rate is controlled by introducing chloride during said epitaxial growth.
- a suitable amount of chloride for use in a method according to the invention depends on the recess width and recess depth of the at least one recessed region (or recess, or trench).
- HCl is introduced during said epitaxial growth.
- the shape of the (embedded) nanochannel can be modified (e.g. rounded) by a thermal treatment.
- said epitaxial growth is performed at atmospheric pressure, and at a temperature between (about) 250°C and (about) 600°C, more preferably between (about) 350°C and (about) 600°C (for (further) shaping the nanochannel).
- the width, the shape and the depth of the embedded nanochannel is determined by the recess width of the at least one recessed region and by the growth rate of the growth front of the filling material in the direction perpendicular to the exposed predetermined crystallographic planes.
- no thermal treatment is performed prior to (the step of) forming the embedded nanochannel.
- the epitaxial growth of the filling material is suitable to control the growth rates of the growth fronts of the filling material in different directions perpendicular to the exposed crystallographic planes, independently of each other.
- the epitaxial growth of the filling material is performed by chemical vapor deposition (CVD), or molecular beam epitaxy (MBE).
- CVD chemical vapor deposition
- MBE molecular beam epitaxy
- the filling material (or the material wherein the nanochannel is embedded) can be any material suitable to be (selectively and conformal) grown epitaxially and (directly) in a pre-defined (or pre-etched) recess (or recessed region, or trench).
- the width of the embedded nanochannel is lower than or equal to (about) 1 micron, preferably lower than or equal to (about) 10 nm.
- the width of the embedded nanochannels is comprised between (about) 0.5 nm and (about) 1 micron, more preferably between (about) 1 nm and (about) 20 nm, and even more preferably between (about) 5 nm and (about) 10nm.
- the width of the embedded nanochannel is (substantially) uniform over the whole length of said embedded nanochannel.
- the embedded nanochannel is horizontal.
- the mono-crystalline substrate is a silicon substrate having a ⁇ 100 ⁇ orientation and at least one recessed region, said recessed region exposing the ⁇ 100 ⁇ , ⁇ 110 ⁇ , and ⁇ 111 ⁇ crystallographic planes of the silicon substrate, wherein the filling material is germanium and wherein the growth rate of the growth front of germanium in a direction perpendicular to the exposed ⁇ 110 ⁇ , ⁇ 100 ⁇ , and ⁇ 111 ⁇ crystallographic plane is controlled such that an embedded nanochannel is formed in said at least one recessed region at an intersection of said growth fronts of germanium.
- said growth rate is controlled by introducing chloride during said epitaxial growth.
- HCl is introduced during said epitaxial growth.
- chloride is introduced during the epitaxial growth for reducing the growth rate of the growth front of germanium in a direction perpendicular to the exposed ⁇ 100 ⁇ crystallographic plane more than the growth rate of the growth front of germanium in a direction perpendicular to the exposed ⁇ 110 ⁇ crystallographic plane, thereby forming ⁇ 111 ⁇ facets before two (opposite) ⁇ 110 ⁇ crystallographic planes merge.
- two opposite ⁇ 110 ⁇ crystallographic planes refer to two ⁇ 110 ⁇ crystallographic planes being opposite with respect to the z-axis (or being on opposite sides of the z-axis, or facing each other) as depicted in figure 2 .
- the formation of ⁇ 111 ⁇ facets maintain the uniformity of pore diameter or width along the whole length of the nanochannel.
- said epitaxial growth is performed at atmospheric pressure, and at a temperature between (about) 250°C and (about) 600°C, more preferably between (about) 350°C and (about) 600°C (for (further) shaping the nanochannel), thereby forming an embedded nanochannel with a rectangular shape in said at least one recessed region at an intersection of said growth fronts of
- a device manufactured using the method of the present invention can be part of (or integrated with) bio-microelectromechanical systems (bioMEMS), biochips, biosensors, or micro fluidic devices.
- bioMEMS bio-microelectromechanical systems
- nanochannels of the device manufactured using the method of the present invention can be used (or are suitable) for single molecule or DNA separation and/or detection (with nanochannel widths of less than (about) 10 nm).
- An aim of the present disclosure is to provide (a nanochannel device comprising) an embedded nanochannel (or nanopore) having a (channel or pore) width smaller than 1 micron and a (channel or pore) length in the microns range or longer.
- the width/diameter of the nanochannel is (substantially) uniform over the whole length.
- the width/diameter is smaller than 10nm.
- Another aim is to provide (a nanochannel device comprising) an array of nanochannels comprising a regular distribution of nanochannels, each of the nanochannels having a diameter smaller than 1 micron, more preferably smaller than 10nm and a good (or high) uniformity over the whole length (when compared to devices in the art).
- Yet another aim is to provide a method to manufacture (a nanochannel device comprising) an embedded nanochannel or array of nanochannels having diameter smaller than 1 micron, more preferably smaller than 10nm and a length in the range of microns or longer using an epitaxial deposition method compatible with the semiconductor manufacturing.
- the method has higher throughput and/or lower costs compared with the state in the art methods.
- a device comprising (or consisting of) a mono-crystalline substrate, the monocrystalline substrate having at least one recessed region which exposes predetermined crystallographic planes of the mono-crystalline substrate, the at least one recessed region further having a recess width and comprising (or consisting of) a filling material and an embedded nanochannel (a nanochannel which is completely surrounded by the filling material), wherein a width and a shape of the embedded nanochannel is determined by the recess width of the at least one recessed region and by a growth rate of a growth front of the filling material in a direction perpendicular to the predetermined crystallographic planes exposed.
- nanochannel width/diameter is obtained over the whole length (when compared to devices in the art).
- a device made using the method according to embodiments of the present invention comprises (or consists of) multiple recessed regions, each recessed region comprising (or consisting of) a nanochannel.
- the nanochannels may form an array or a network of nanochannels which can be inter-connected or not.
- the width of the nanochannel is (substantially) uniform over the whole length and lower or equal than 1 micron.
- An embedded nanochannel with a uniform width lower or equal than 10nm is another advantage of the present disclosure.
- Nanochannels having a width (diameter) between 1 micron and 0.5 nm, more preferably between 1nm and 20 nm and even more preferably between 5 nm and 10nm can be manufactured in a reproducible and controllable manner.
- the filling material or the material wherein the nanochannel is embedded is germanium (Ge).
- the filling material can further comprise (or consist of) oxygen, nitrogen, carbon.
- an embedded nanochannel is understood a nanochannel completely surrounded by a filling material.
- a width and a shape of the nanochannel is determined by the recess width of the recessed region and the growth rate of the growth front of the filling material in the direction perpendicular to the predetermined crystallographic planes exposed.
- the depth of the channel (z c ) as illustrated in Figure 2 is defined as the distance between the bottom of the channel and the bottom of the recess and depends on the recess width (w) and the ratio between the growth rate GR 001 of the growth front (or plane) perpendicular to the (001) crystallographic plane and the growth rate (GR 110 ) of the growth front (or plane) perpendicular to the ⁇ 110 ⁇ crystallographic plane, as illustrated by formula below.
- the width of the nanochannel (w c ) (as illustrated in Figure 2 ) is to be understood as the diameter of the nanochannel in case of a circular cross-section.
- the cross-section of the nanochannel has another regular shape, (e.g. diamond-like, a square, a rectangle, a hexagon, a triangle) the width of the nanochannel refers to the double of the distance from its center, or axis of symmetry, to a point in the periphery, usually the point farthest from the center or axis (outermost radius r).
- the epitaxial deposition method is suitable to control the growth rates of the growth fronts of the filling material in different directions perpendicular to the exposed crystallographic planes, independently of each other.
- the epitaxial deposition method is selected from chemical vapor deposition (CVD) and molecular beam epitaxy (MBE).
- CVD chemical vapor deposition
- MBE molecular beam epitaxy
- the method according to the invention comprises (or consists of):
- the growth rates of the growth fronts of germanium in a direction perpendicular to the exposed ⁇ 110 ⁇ , ⁇ 100 ⁇ and ⁇ 111 ⁇ crystallographic planes are controlled by supplying a controlled amount of precursor (e.g. GeH 4 , Ge 2 H 6 , Ge 3 H 8 ) and HCl at certain temperature and pressure conditions.
- precursor e.g. GeH 4 , Ge 2 H 6 , Ge 3 H 8
- the term "precursor” refers to molecules used for forming (or depositing) the (semiconductor) filling material in (or inside) the at least one recessed region (or recess, or trench).
- a suitable precursor for use in a method according to the invention depends on the filling material to be deposited in (or inside) the at least one recessed region (or recess, or trench).
- precursors suitable for use in a method of the invention are germanium precursors (germane, digermane, trigermane, or any other high order germanium precursors).
- a suitable amount of chloride for use in a method according to the invention depends on the recess width and recess depth of the at least one recessed region (or recess, or trench).
- a flow of chloride (e.g. HCl, or Cl 2 ) is chosen to have a balance between the growth rates on all exposed predetermined crystallographic planes of the at least one recessed region (or on all semiconductor surfaces) enabling the formation of the nanochannels of the invention, said nanochannels having a radius r as expressed by the formula as described (above) in the present invention (paragraph 47, or paragraph 129).
- the flow of chloride e.g. HCl, or Cl 2
- the optimal flow of chloride e.g. HCl, or Cl 2
- the optimal flow of chloride varies with the temperature and the gasflow of the precursor.
- a silicon substrate having a ⁇ 100 ⁇ orientation and at least one trench, said trench exposing the ⁇ 100 ⁇ , ⁇ 110 ⁇ , and ⁇ 111 ⁇ crystallographic planes of the silicon substrate.
- the width of said trench is 50 nm, the depth of said trench is 100 nm.
- 500 sccm GeH 4 (in 30 slm H 2 carrier gas) and 15 sccm HCl is supplied (in a CVD reactor) at 450°C and atmospheric pressure (in the CVD reactor). Epitaxial growth on the side walls alone would result in complete filling of the trench, without forming a nanopore or nanochannel.
- nanochannel fabrication method is described.
- embedded (horizontal) nanochannels having a width of about 10 nm, 5 nm, or smaller can be obtained in the selectively grown epitaxial materials.
- arrays of nanochannels having (substantially) the same width (or diameter) can be manufactured because of the ⁇ 111 ⁇ facet formation. Growth conditions can be tuned to obtain smaller or larger diameters.
- a manufacturing flow according to an embodiment of the method of the disclosure is schematically represented in Fig. 3 .
- a hardmask (2) is deposited on a substrate (1).
- a photoresist (3) is patterned on the hardmask (2) and then, in the following step, trenches (or recessed regions) (4) are etched in the substrate (1) by e.g. dry-etch.
- a filling material (5) is epitaxially grown in the trenches (4) according to the method of the disclosure such that at the intersection of the growth fronts a nanochannel (6) is formed.
- the formation of nanochannel is realized by controlling the growth rates of the growth fronts in a direction perpendicular to the ⁇ 110 ⁇ plane and, respectively the bottom ⁇ 100 ⁇ plane.
- the ⁇ 100 ⁇ growth rate is reduced more than (that of) the ⁇ 110 ⁇ growth rate.
- the ⁇ 111 ⁇ facets (being a first pair of facets) are formed during growth as shown in Figure 2 and since the ⁇ 110 ⁇ planes grow fast (or grow faster compared to the ⁇ 100 ⁇ growth rate), another pair of ⁇ 111 ⁇ facets is formed before the two (opposite) ⁇ 110 ⁇ planes merge. After the two (opposite) ⁇ 110 ⁇ planes merge, a horizontal pore or channel is left in the material. By horizontal pore or channel one understands a channel having its longest dimension (length) in a horizontal direction.
- the ⁇ 111 ⁇ facets formation is controlled by introducing chloride during epitaxial growth and by using appropriate growth conditions.
- the formation of ⁇ 111 ⁇ facets maintains the uniformity of pore diameter or width along the whole length of the nanochannel.
- the epitaxial growth in the trench prevents the formation of seam along the trench and embedded nanochannels are formed, as shown by the cross-section TEM shown in Figure 1(a) and 1(b) .
- the length of the embedded nanochannels is determined by the trench/recess region length which can be extended to microns or millimeters if needed.
- the initial shape of the nanochannel can be modified (e.g. rounded) by a thermal treatment.
- the method of the disclosure can be implemented in a high throughput and low cost manufacturing such as the ultra-large scale integration semiconductor manufacturing.
- Another advantage of the different embodiments of the present disclosure is the adjustable pore length with pore lengths in the range of hundred nm up to millimeters.
- the nanochannels of the disclosure can be part of or integrated with a biochip, biosensor or a micro fluidic device.
- a diameter/channel width of 1 micron or smaller is obtainable with the method of the invention.
- a diameter (or channel width) of 5 nm or smaller obtainable with the method of the disclosure, which make the nanochannels suitable for DNA separation and/or detection.
- the surface properties of the pore/nanochannels can be adjusted to suit different applications.
- Si and Ge can be integrated to tailor the nanochannel surface properties upon the specific needs of different applications.
- the nanochannel formation is determined by the crystallographic planes exposed in the recess and the epitaxy process conditions.
- the recess is formed (or patterned) by lithography and etching (dry or wet-etching) to have different size, profile (exposed crystallographic planes) and/or surface condition.
- the regular nanochannels/ nanopores are formed by epitaxial growth directly in the recess, therefore no further annealing and/or chemical-mechanical processing (CMP) are needed.
- CMP chemical-mechanical processing
- the filling material is grown selectively only in the recess (or trench), thereby avoiding any further CMP process.
- the growth rate of the growth front of the filling material in different directions, perpendicular to the crystallographic planes exposed is controlled by the amount of precursor and chlorine (or chloride) (e.g. HCl, or Cl 2 ) supplied as well as by the temperature and the pressure conditions of the deposition.
- precursor and chlorine or chloride
- the shape of the nanochannel formed at the intersection of the growth fronts can be any of the diamond-like, round, square, triangle (or rectangle, or hexagonal). Round shape can be obtained by tuning the recess profile (or design), growth conditions and/or reflow (post-treatment) process conditions.
Description
- The present invention relates to a method for manufacturing said nanochannel device.
- The method can for example be used or integrated in high throughput and low cost manufacturing such as the ultra-large scale integration semiconductor manufacturing.
- Manipulating matter at the nanometer scale is important for many electronic, chemical and biological advanced applications, but present solid-state fabrication methods do not reproducibly achieve dimensional control at the nanometer scale.
- For example, nanochannels or nanopores with pore width (or channel width) of less than 10nm are of great interest in single molecule or DNA separation and detection.
- High throughput, low cost and precise diameter and length control are needed in bioMEMS, biochips and biosensors. In addition, easy integration approach for nanochannel fabrication with device processing is required.
- Conventional approaches for forming nanochannels are e-beam lithography and ion-beam sculpting, both known to be expensive and highly complex.
- Alternatively, a sequence of oxidation and CMP is a well established technique, with a high process complexity, capable to fabricate pores with large diameter.
- Depositing a non-conformal PECVD film is also a well established process suitable for forming pores having a large diameter, but having unfortunately process control issues and requiring thermal treatments upon deposition. Examples are further known from
WO03/010289 US2008/036030 , in which microsized trenches in a silicon substrate are closed by epitaxial growth of silicon, leaving micro channels in the center of the trenches. - In conclusion, these conventional approaches are either expensive or they show poor control over the size (width and length) and uniformity of nanochannel. Some conventional fabrication approaches are not integration friendly, either.
- It is an aim of the present invention to provide a nanochannel device comprising an embedded nanochannel (or nanopore) having a (channel or pore) width smaller than 1 micron, preferably smaller than 10 nm, and a (channel or pore) length in the microns range or longer.
- More particularly, it is an aim of the present invention to provide a nanochannel device comprising an embedded nanochannel (or nanopore) having a (substantially) uniform width over the whole length of said nanochannel.
- Furthermore, the present invention is aimed at providing a nanochannel device comprising an array of nanochannels having a regular distribution of nanochannels, each of the nanochannels having a width smaller than 1 micron, preferably smaller than 10nm, a (channel or pore) length in the microns range or longer, and having a (substantially) uniform width over the whole length of each of said nanochannels.
- Yet another aim of the present invention is to provide a method for manufacturing said nanochannel device comprising an embedded nanochannel or array of nanochannels.
- The present invention concerns a method for manufacturing a nanochannel device, according to
claim 1. A device made using the method according to the present invention can be described as a device comprising a mono-crystalline substrate the monocrystalline substrate having at least one recessed region which exposes predetermined crystallographic planes of the mono-crystalline substrate, the at least one recessed region further having a recess width and comprising a filling material and an embedded nanochannel, wherein a width, a shape and a depth of the embedded nanochannel is determined by the recess width of the at least one recessed region and by a growth rate of a growth front of the filling material in a direction perpendicular to the predetermined crystallographic planes exposed. - The device of the above, may comprise multiple recessed regions, each recessed region comprising an embedded nanochannel.
- In the device of the above, the embedded nanochannels may form an array.
- In the device of any of the above, the width of the embedded nanochannel is lower or equal than (about) 1 micron.
- In the device of any of the above, wherein the width of the embedded nanochannel may be lower or equal than (about) 10 nm.
- In the device of any of the above, the filling material is germanium (Ge).
- In the device of any of the above, the filling material may further comprise oxygen, nitrogen and/or carbon.
- The method according to the present invention is defined by
claim 1. - Preferably, a width, a shape and a depth of the embedded nanochannel is determined by the recess width of the recessed region and the growth rate of the growth front of the filling material in the direction perpendicular to the predetermined crystallographic planes exposed.
- Preferably, no thermal treatment is performed prior to forming the embedded nanochannel.
- Preferably, the epitaxial deposition method is suitable to control the growth rates of the growth fronts of the filling material in different directions perpendicular to the exposed crystallographic planes, independently of each other.
- Preferably, the epitaxial deposition method is selected from chemical vapor deposition (CVD) and molecular beam epitaxy (MBE).
- The width of the embedded nanochannel is lower than (about) 1 micron. Preferably, the width of the embedded nanochannel is lower than (about) 10 nm.
- Using the method of the present invention, a nanochannel device comprising an embedded nanochannel (or nanopore) having a ((substantially) uniform) width smaller than (about) 1 micron, preferably smaller than (about) 10 nm, and a (channel or pore) length in the microns range or longer can be manufactured.
- Furthermore, using the method of the present invention, a nanochannel device comprising an array of nanochannels, said array comprising a regular distribution of nanochannels can be manufactured. Each of the nanochannels in said array in said device having a ((substantially) uniform) width smaller than (about) 1 micron, preferably smaller than (about) 10 nm.
- The present invention also provides a method for manufacturing an embedded nanochannel or array of nanochannels having a ((substantially) uniform) width smaller than (about) 1 micron, preferably smaller than (about) 10 nm, and a length in the range of microns or longer, using an epitaxial deposition method compatible with the semiconductor manufacturing.
- The method of the present invention has the advantage over existing methods in prior art that said fabricated nanochannel device comprises a nanochannel, or array of nanochannels, with controlled nanochannel size, width, and length (i.e. dimensional control at nanometer scale), said width being (substantially) uniform over the whole length of said nanochannel(s).
- It is an advantage of the present invention over existing methods in prior art that the dimensions or size (width and length) and uniformity of the nanochannel is controlled.
- In other words, it is an advantage of the present invention over prior art that the width of the nanochannel(s) is uniform over the whole length of said nanochannel(s).
- Furthermore, the method of the invention provides the advantage that a nanochannel device comprising a nanochannel, or array of nanochannels, having a ((substantially) uniform) nanochannel width between (about) 0.5 nm and (about) 1 micron, more preferably between (about) 1 nm and (about) 20 nm, and even more preferably between (about) 5 nm and (about) 10nm, can be manufactured in a reproducible and controllable manner.
- The method of the invention can for example be used (or implemented, or integrated) in high throughput and low cost manufacturing, such as ultra-large scale integration semiconductor manufacturing.
- The method of the present invention has the advantage over existing methods in prior art that it is a simplified (being less complex), low cost, and easy to control, method.
- It is an advantage of the method of the invention, compared to methods for forming nanochannels described in the art, that no thermal treatment is performed or required prior to forming the embedded nanochannel.
- It is an advantage of the method of the invention, compared to methods for forming nanochannels described in the art, that no chemical-mechanical processing or polishing (CMP) is required (and that a CMP step is even avoided).
- Using the method of the present invention, a device can be manufactured comprising (or consisting of) a mono-crystalline substrate, the mono-crystalline substrate having (or comprising, or consisting of) at least one recessed region (or recess, or trench) which exposes predetermined crystallographic planes of the mono-crystalline substrate, the at least one recessed region (or recess, or trench) further having a recess (or trench) width and comprising a filling material and an embedded nanochannel (or nanopore), wherein the width, the shape, and the depth of the embedded nanochannel (or nanopore) is determined by the recess (or trench) width of the at least one recessed region (or recess, or trench) and by the growth rate of the growth front (or plane) of the filling material in a direction perpendicular to the exposed predetermined crystallographic planes.
- In the context of the present invention, a "mono-crystalline substrate" refers to a mono-crystalline semiconductor substrate per se, or a mono-crystalline epitaxial semiconductor layer formed on a suitable (mono-crystalline or poly-crystalline) semiconductor substrate.
- In the method according to the invention a mono-crystalline silicon (Si) substrate is used.
- In the context of the present invention, a "recessed region" refers to a recess, or a trench.
- In the context of the present invention, "an embedded nanochannel (or nanopore)" is a nanochannel (or nanopore) which is completely surrounded by the filling material.
- In the context of the present invention, the "width of a nanochannel" (wc) (as illustrated in
Figure 2 ) refers to the diameter of the nanochannel in case of a circular cross-section. In case the cross-section of the nanochannel has another regular shape (e.g. diamond-like, a square, a rectangle, a hexagon, a triangle), the width of a nanochannel refers to the double of the distance from its center, or axis of symmetry, to a point in the periphery, usually the point farthest from the center or axis (outermost radius r). Without wishing to be bound by theory, it is believed that this radius r, equal to the half of the channel width wc, can be expressed by the formula: - The shape of the embedded nanochannel (or nanopore) in the device according to the invention can be diamond-like, round, square, triangle, rectangle, or hexagonal.
- In the context of the present invention, the "depth of a channel" (zc) (as illustrated in
Figure 2 ) refers to the distance between the bottom of the channel and the bottom of the recess. The depth of the channel depends on the recess width (w) and the ratio between the growth rate GR001 of the growth front (or plane) perpendicular to the {001} crystallographic plane (or growth rate GR100 of the growth front (or plane) perpendicular to the {100} crystallographic plane) and the growth rate GR110 of the growth front (or plane) perpendicular to the {110} crystallographic plane, as illustrated by the formula: - Preferably, the device manufactured using the method according to the invention, comprises (or consists of) multiple recessed regions (or recesses, or trenches), each recessed region comprising (or consisting of) an embedded nanochannel.
- More preferably, in the device manufactured using the method according to the invention, the embedded nanochannels form an array or a network of nanochannels (said array or network of nanochannels comprising a regular distribution of nanochannels).
- More particularly, said nanochannels of said array or network may be inter-connected or not.
- In the device manufactured using the method according to the invention, the width of the embedded nanochannel is lower than or equal to (about) 1 micron, preferably lower than or equal to (about) 10 nm.
- More particularly, the width of the embedded nanochannels is comprised between (about) 0.5 nm and (about) 1 micron, more preferably between (about) 1 nm and (about) 20 nm, and even more preferably between (about) 5 nm and (about) 10nm.
- Preferably, in the device manufactured using the method according to the invention, the length of the embedded nanochannel is (about) 100 nm or more.
- Preferably, in the device manufactured using the method according to the invention, the width of the embedded nanochannel is (substantially) uniform over the whole length of said embedded nanochannel.
- In the context of the present invention, a "(substantially) uniform width of the embedded nanochannel over the whole length of said embedded nanochannel" refers to a width of the embedded nanochannel being (substantially) the same over the whole length of said embedded nanochannel.
- Preferably, in the device manufactured using the method according to the invention, the embedded nanochannel is horizontal.
- In the context of the present invention, a "horizontal (embedded) nanochannel" refers to a (embedded) nanochannel having its longest dimension (or length) in a horizontal direction (i.e. horizontal or parallel with respect to the bottom (plane) of the recess region).
- In the device manufactured using the method according to the invention, the filling material (or the material wherein the nanochannel is embedded) can be any material suitable to be (selectively and conformal) grown epitaxially and (directly) in a pre-defined (or pre-etched) recess (or recessed region, or trench).
- In the method according to the present invention the filling material is germanium (Ge).
- Preferably, the filling material further comprises oxygen, nitrogen, and/or carbon.
- More particularly, the filling material may be further treated to form oxides, nitrides, or carbides of said filling material.
- Preferably, in the method of the invention, said at least one recessed region (or recess, or trench) (having a recess width and recess depth) is formed in said substrate by a patterning process (or lithography and etching process).
- Preferably, in the method of the invention, the filling material is only (or selectively) formed (directly) in (or inside) the at least one recessed region (or recess, or trench).
- Preferably, in the method of the invention, no chemical-mechanical processing (or chemical-mechanical polishing, or CMP) step is performed (or in other words, in the method of the invention, a CMP step is avoided).
- Preferably, in the method of the invention, said growth rate is controlled by introducing chloride during said epitaxial growth.
- A suitable amount of chloride for use in a method according to the invention depends on the recess width and recess depth of the at least one recessed region (or recess, or trench).
- Finding a suitable amount of chloride for use in a method according to the invention is well within the practice of those skilled in the art.
- More preferably, HCl is introduced during said epitaxial growth.
- In a method of the invention, the shape of the (embedded) nanochannel can be modified (e.g. rounded) by a thermal treatment.
- More preferably, in the method of the invention, said epitaxial growth is performed at atmospheric pressure, and at a temperature between (about) 250°C and (about) 600°C, more preferably between (about) 350°C and (about) 600°C (for (further) shaping the nanochannel).
- Preferably, in the method of the invention, the width, the shape and the depth of the embedded nanochannel is determined by the recess width of the at least one recessed region and by the growth rate of the growth front of the filling material in the direction perpendicular to the exposed predetermined crystallographic planes.
- Preferably, in the method of the invention, no thermal treatment is performed prior to (the step of) forming the embedded nanochannel.
- Preferably, in the method of the invention, the epitaxial growth of the filling material is suitable to control the growth rates of the growth fronts of the filling material in different directions perpendicular to the exposed crystallographic planes, independently of each other.
- More particularly, the epitaxial growth of the filling material is performed by chemical vapor deposition (CVD), or molecular beam epitaxy (MBE).
- In the method of the invention, the filling material (or the material wherein the nanochannel is embedded) can be any material suitable to be (selectively and conformal) grown epitaxially and (directly) in a pre-defined (or pre-etched) recess (or recessed region, or trench).
- Preferably, in the method of the invention, the width of the embedded nanochannel is lower than or equal to (about) 1 micron, preferably lower than or equal to (about) 10 nm.
- More particularly, the width of the embedded nanochannels is comprised between (about) 0.5 nm and (about) 1 micron, more preferably between (about) 1 nm and (about) 20 nm, and even more preferably between (about) 5 nm and (about) 10nm.
- Advantageously, the width of the embedded nanochannel is (substantially) uniform over the whole length of said embedded nanochannel.
- More preferably, the embedded nanochannel is horizontal.
- According to the method of the invention, the mono-crystalline substrate is a silicon substrate having a {100} orientation and at least one recessed region, said recessed region exposing the {100}, {110}, and {111} crystallographic planes of the silicon substrate, wherein the filling material is germanium and wherein the growth rate of the growth front of germanium in a direction perpendicular to the exposed {110}, {100}, and {111} crystallographic plane is controlled such that an embedded nanochannel is formed in said at least one recessed region at an intersection of said growth fronts of germanium.
- More preferably, said growth rate is controlled by introducing chloride during said epitaxial growth.
- Even more preferably, HCl is introduced during said epitaxial growth.
- More preferably, chloride is introduced during the epitaxial growth for reducing the growth rate of the growth front of germanium in a direction perpendicular to the exposed {100} crystallographic plane more than the growth rate of the growth front of germanium in a direction perpendicular to the exposed {110} crystallographic plane, thereby forming {111} facets before two (opposite) {110} crystallographic planes merge.
- In the context of the present invention, two opposite {110} crystallographic planes refer to two {110} crystallographic planes being opposite with respect to the z-axis (or being on opposite sides of the z-axis, or facing each other) as depicted in
figure 2 . - Even more preferably, the formation of {111} facets maintain the uniformity of pore diameter or width along the whole length of the nanochannel.
- More preferably, said epitaxial growth is performed at atmospheric pressure, and at a temperature between (about) 250°C and (about) 600°C, more preferably between (about) 350°C and (about) 600°C (for (further) shaping the nanochannel), thereby forming an embedded nanochannel with a rectangular shape in said at least one recessed region at an intersection of said growth fronts of
- A device manufactured using the method of the present invention can be part of (or integrated with) bio-microelectromechanical systems (bioMEMS), biochips, biosensors, or micro fluidic devices.
- The nanochannels of the device manufactured using the method of the present invention can be used (or are suitable) for single molecule or DNA separation and/or detection (with nanochannel widths of less than (about) 10 nm).
- All drawings are intended to illustrate some aspects and embodiments of the present disclosure. The drawings described are only schematic and are non-limiting.
-
Fig. 1(a) represents a Transmission Electron Microscopy (TEM) picture of a nanochannel with a width less than 10 nm. -
Fig 1(b) represents a TEM picture of a nanochannel in the Y-Y direction (depicted inFig. 1(a) ) showing a channel length of more than 100 nm. -
Fig. 2 represents schematically the evolution of the epitaxial growth and the forming of the nanochannel. -
Fig. 3 represents schematically the manufacturing flow according to an embodiment of the disclosure. - An aim of the present disclosure is to provide (a nanochannel device comprising) an embedded nanochannel (or nanopore) having a (channel or pore) width smaller than 1 micron and a (channel or pore) length in the microns range or longer.
- Preferably the width/diameter of the nanochannel is (substantially) uniform over the whole length.
- More preferably the width/diameter is smaller than 10nm.
- Another aim is to provide (a nanochannel device comprising) an array of nanochannels comprising a regular distribution of nanochannels, each of the nanochannels having a diameter smaller than 1 micron, more preferably smaller than 10nm and a good (or high) uniformity over the whole length (when compared to devices in the art).
- Yet another aim is to provide a method to manufacture (a nanochannel device comprising) an embedded nanochannel or array of nanochannels having diameter smaller than 1 micron, more preferably smaller than 10nm and a length in the range of microns or longer using an epitaxial deposition method compatible with the semiconductor manufacturing.
- Preferably the method has higher throughput and/or lower costs compared with the state in the art methods.
- In one aspect of the present disclosure a device is disclosed, comprising (or consisting of) a mono-crystalline substrate, the monocrystalline substrate having at least one recessed region which exposes predetermined crystallographic planes of the mono-crystalline substrate, the at least one recessed region further having a recess width and comprising (or consisting of) a filling material and an embedded nanochannel (a nanochannel which is completely surrounded by the filling material), wherein a width and a shape of the embedded nanochannel is determined by the recess width of the at least one recessed region and by a growth rate of a growth front of the filling material in a direction perpendicular to the predetermined crystallographic planes exposed.
- It is an advantage of the disclosed device to have an adjustable nanochannel width and nanochannel length.
- Alternatively or additionally a good (or high) uniformity in nanochannel width/diameter is obtained over the whole length (when compared to devices in the art).
- A device made using the method according to embodiments of the present invention comprises (or consists of) multiple recessed regions, each recessed region comprising (or consisting of) a nanochannel.
- Further, the nanochannels may form an array or a network of nanochannels which can be inter-connected or not.
- The width of the nanochannel is (substantially) uniform over the whole length and lower or equal than 1 micron.
- An embedded nanochannel with a uniform width lower or equal than 10nm is another advantage of the present disclosure.
- Nanochannels having a width (diameter) between 1 micron and 0.5 nm, more preferably between 1nm and 20 nm and even more preferably between 5 nm and 10nm can be manufactured in a reproducible and controllable manner.
- According to the invention, the filling material or the material wherein the nanochannel is embedded is germanium (Ge).
- According to further embodiments of the disclosure the filling material can further comprise (or consist of) oxygen, nitrogen, carbon.
- The method for manufacturing a nanochannel device according to the invention is defined in
claim 1. - Throughout the disclosure, by an embedded nanochannel is understood a nanochannel completely surrounded by a filling material.
- Different embodiments further disclose that a width and a shape of the nanochannel is determined by the recess width of the recessed region and the growth rate of the growth front of the filling material in the direction perpendicular to the predetermined crystallographic planes exposed.
- The depth of the channel (zc) as illustrated in
Figure 2 is defined as the distance between the bottom of the channel and the bottom of the recess and depends on the recess width (w) and the ratio between the growth rate GR001 of the growth front (or plane) perpendicular to the (001) crystallographic plane and the growth rate (GR110) of the growth front (or plane) perpendicular to the {110} crystallographic plane, as illustrated by formula below. - Throughout the disclosure, the width of the nanochannel (wc) (as illustrated in
Figure 2 ) is to be understood as the diameter of the nanochannel in case of a circular cross-section. In case the cross-section of the nanochannel has another regular shape, (e.g. diamond-like, a square, a rectangle, a hexagon, a triangle) the width of the nanochannel refers to the double of the distance from its center, or axis of symmetry, to a point in the periphery, usually the point farthest from the center or axis (outermost radius r). Without willing to be bound by theory, this radius r, equal to the half of the channel width wc, can be expressed by the following formula: - It is an advantage of the method that no thermal treatment is performed or required prior to forming the embedded nanochannel.
- The epitaxial deposition method is suitable to control the growth rates of the growth fronts of the filling material in different directions perpendicular to the exposed crystallographic planes, independently of each other.
- In specific embodiments, the epitaxial deposition method is selected from chemical vapor deposition (CVD) and molecular beam epitaxy (MBE).
- The method according to the invention comprises (or consists of):
- providing a silicon substrate having a (100) orientation and at least one recess, said recess exposing the {110} and {111} crystallographic planes the silicon substrate, and
- epitaxially growing germanium in the recess, wherein a growth rate of a growth front of germanium in a direction perpendicular to the exposed {110}, {100} and, respectively, {111} crystallographic plane exposed are controlled such that a nanochannel with a rectangular shape is formed at an intersection of said growth fronts of germanium.
- The growth rates of the growth fronts of germanium in a direction perpendicular to the exposed {110}, {100} and {111} crystallographic planes are controlled by supplying a controlled amount of precursor (e.g. GeH4, Ge2H6, Ge3H8) and HCl at certain temperature and pressure conditions.
- In the context of the present invention, the term "precursor" refers to molecules used for forming (or depositing) the (semiconductor) filling material in (or inside) the at least one recessed region (or recess, or trench).
- A suitable precursor for use in a method according to the invention depends on the filling material to be deposited in (or inside) the at least one recessed region (or recess, or trench).
- Examples of precursors suitable for use in a method of the invention are germanium precursors (germane, digermane, trigermane, or any other high order germanium precursors).
- Finding a suitable (amount of) precursor for use in the method of the invention will be apparent to those skilled in the art.
- A suitable amount of chloride for use in a method according to the invention depends on the recess width and recess depth of the at least one recessed region (or recess, or trench).
- In a method of the invention, a flow of chloride (e.g. HCl, or Cl2) is chosen to have a balance between the growth rates on all exposed predetermined crystallographic planes of the at least one recessed region (or on all semiconductor surfaces) enabling the formation of the nanochannels of the invention, said nanochannels having a radius r as expressed by the formula as described (above) in the present invention (paragraph 47, or paragraph 129). However, the flow of chloride (e.g. HCl, or Cl2) has to be sufficiently low in order to avoid that the etching (performed by the flow of said chloride) exceeds the germanium deposition (performed by the flow of the precursor). It is expected that the optimal flow of chloride (e.g. HCl, or Cl2) varies with the temperature and the gasflow of the precursor.
- Finding a suitable amount of chloride for use in a method according to the invention is well within the practice of those skilled in the art.
- In a specific example, a silicon substrate is provided having a {100} orientation and at least one trench, said trench exposing the {100}, {110}, and {111} crystallographic planes of the silicon substrate. The width of said trench is 50 nm, the depth of said trench is 100 nm. 500 sccm GeH4 (in 30 slm H2 carrier gas) and 15 sccm HCl is supplied (in a CVD reactor) at 450°C and atmospheric pressure (in the CVD reactor). Epitaxial growth on the side walls alone would result in complete filling of the trench, without forming a nanopore or nanochannel. The fact that epitaxial growth occurs on the bottom and on the side walls, together with the fact that the growth at the side walls is not completely uniform from top-to-bottom, results in the formation of an embedded nanochannel, said nanochannel having a channel depth (zc) of 50 nm and a channel width (wc) of 10 nm.
- In the present invention, a nanochannel fabrication method is described. By using selective growth of Ge in pre-etched Si trenches, under optimized growth conditions as discussed above, embedded (horizontal) nanochannels having a width of about 10 nm, 5 nm, or smaller can be obtained in the selectively grown epitaxial materials. Also arrays of nanochannels having (substantially) the same width (or diameter) can be manufactured because of the {111} facet formation. Growth conditions can be tuned to obtain smaller or larger diameters.
- A manufacturing flow according to an embodiment of the method of the disclosure is schematically represented in
Fig. 3 . - In a first step a hardmask (2) is deposited on a substrate (1). Next, a photoresist (3) is patterned on the hardmask (2) and then, in the following step, trenches (or recessed regions) (4) are etched in the substrate (1) by e.g. dry-etch. In the following step a filling material (5) is epitaxially grown in the trenches (4) according to the method of the disclosure such that at the intersection of the growth fronts a nanochannel (6) is formed.
- The formation of nanochannel is realized by controlling the growth rates of the growth fronts in a direction perpendicular to the {110} plane and, respectively the bottom {100} plane. By introducing chloride during the epitaxial growth, the {100} growth rate is reduced more than (that of) the {110} growth rate. The {111} facets (being a first pair of facets) are formed during growth as shown in
Figure 2 and since the {110} planes grow fast (or grow faster compared to the {100} growth rate), another pair of {111} facets is formed before the two (opposite) {110} planes merge. After the two (opposite) {110} planes merge, a horizontal pore or channel is left in the material. By horizontal pore or channel one understands a channel having its longest dimension (length) in a horizontal direction. - The {111} facets formation is controlled by introducing chloride during epitaxial growth and by using appropriate growth conditions. The formation of {111} facets maintains the uniformity of pore diameter or width along the whole length of the nanochannel.
- The epitaxial growth in the trench (or recessed region) prevents the formation of seam along the trench and embedded nanochannels are formed, as shown by the cross-section TEM shown in
Figure 1(a) and 1(b) . - The length of the embedded nanochannels is determined by the trench/recess region length which can be extended to microns or millimeters if needed.
- Advantageously, the initial shape of the nanochannel can be modified (e.g. rounded) by a thermal treatment.
- The method of the disclosure can be implemented in a high throughput and low cost manufacturing such as the ultra-large scale integration semiconductor manufacturing.
- Another advantage of the different embodiments of the present disclosure is the adjustable pore length with pore lengths in the range of hundred nm up to millimeters.
- The nanochannels of the disclosure can be part of or integrated with a biochip, biosensor or a micro fluidic device.
- A diameter/channel width of 1 micron or smaller is obtainable with the method of the invention.
- Furthermore, a diameter (or channel width) of 5 nm or smaller obtainable with the method of the disclosure, which make the nanochannels suitable for DNA separation and/or detection.
- Advantageously, the surface properties of the pore/nanochannels can be adjusted to suit different applications.
- With epitaxial growth, Si and Ge can be integrated to tailor the nanochannel surface properties upon the specific needs of different applications.
- The nanochannel formation is determined by the crystallographic planes exposed in the recess and the epitaxy process conditions. The recess is formed (or patterned) by lithography and etching (dry or wet-etching) to have different size, profile (exposed crystallographic planes) and/or surface condition.
- Advantageously, the regular nanochannels/ nanopores are formed by epitaxial growth directly in the recess, therefore no further annealing and/or chemical-mechanical processing (CMP) are needed.
- Advantageously, the filling material is grown selectively only in the recess (or trench), thereby avoiding any further CMP process.
- The growth rate of the growth front of the filling material in different directions, perpendicular to the crystallographic planes exposed is controlled by the amount of precursor and chlorine (or chloride) (e.g. HCl, or Cl2) supplied as well as by the temperature and the pressure conditions of the deposition.
- The shape of the nanochannel formed at the intersection of the growth fronts (or planes) can be any of the diamond-like, round, square, triangle (or rectangle, or hexagonal). Round shape can be obtained by tuning the recess profile (or design), growth conditions and/or reflow (post-treatment) process conditions.
Claims (15)
- A method for manufacturing a nanochannel device, suitable for use in biochips, biosensors or micro-fluidic devices, comprising the steps of:- providing a mono-crystalline substrate comprising at least one recessed region, the at least one recessed region having a recess width and exposing predetermined crystallographic planes of the mono-crystalline substrate,- epitaxially growing a filling material in the at least one recessed region,wherein the growth rate of the growth front of the filling material in a direction perpendicular to the exposed predetermined crystallographic planes is controlled such that an embedded nanochannel is formed in said at least one recessed region at an intersection of at least two growth fronts of said filling material,
wherein the mono-crystalline substrate is a silicon substrate having a {100} orientation and at least one recessed region, said recessed region exposing the {100}, {110}, and {111} crystallographic planes of the silicon substrate, wherein the filling material is germanium and wherein the growth rate of the growth front of germanium in a direction perpendicular to the exposed {110}, {100}, and {111} crystallographic plane is controlled such that an embedded nanochannel is formed in said at least one recessed region at an intersection of said growth fronts of germanium. - The method according to claim 1, wherein said growth rate is controlled by introducing chloride during said epitaxial growth.
- The method according to claim 1 or 2, wherein the width, the shape and the depth of the embedded nanochannel is determined by the recess width of the at least one recessed region and by the growth rate of the growth front of the filling material in the direction perpendicular to the exposed predetermined crystallographic planes.
- The method according to any of claims 1 to 3, wherein no thermal treatment is performed prior to forming the embedded nanochannel.
- The method according to any of the claims 1 to 4, wherein the epitaxial growth of the filling material is suitable to control the growth rates of the growth fronts of the filling material in different directions perpendicular to the exposed crystallographic planes, independently of each other.
- The method according to any of the claims 1 to 5, wherein the width of the embedded nanochannel is lower than or equal to 1 micron, preferably lower than or equal to 10 nm.
- The method according to claim 1, wherein chloride is introduced during the epitaxial growth for reducing the growth rate of the growth front of germanium in a direction perpendicular to the exposed {100} crystallographic plane more than the growth rate of the growth front of germanium in a direction perpendicular to the exposed {110} crystallographic plane, thereby forming {111} facets before two {110} crystallographic planes merge.
- The method according to claim 7, wherein the formation of {111} facets maintain the uniformity of pore diameter or width along the whole length of the nanochannel.
- The method according to claim 1, wherein germanium is epitaxially grown from germanium precursors such as germane, digermane, trigermane or any high order germanium precursors.
- The method according to claim 1, wherein the length of the embedded nanochannel is in the range of hundred nm up to millimeters.
- The method according to claim 1, wherein the mono-crystalline substrate comprises multiple recessed regions, each recessed region comprising an embedded nanochannel.
- The method according to claim 11, wherein the embedded nanochannels form an array or a network of nanochannels.
- The method according to claim 12, wherein the embedded nanochannels have substantially the same width.
- The method according to claim 1, wherein the shape of the embedded nanochannel can be any of the diamond-like, round, square, triangle, rectangle or hexagonal.
- The method according to claim 14 wherein the shape of the embedded nanochannel can be modified by thermal treatment.
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US33121210P | 2010-05-04 | 2010-05-04 |
Publications (2)
Publication Number | Publication Date |
---|---|
EP2384816A1 EP2384816A1 (en) | 2011-11-09 |
EP2384816B1 true EP2384816B1 (en) | 2018-04-04 |
Family
ID=44351752
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
EP11164603.0A Active EP2384816B1 (en) | 2010-05-04 | 2011-05-03 | Method of manufacturing a nanochannel device |
Country Status (3)
Country | Link |
---|---|
US (1) | US8384195B2 (en) |
EP (1) | EP2384816B1 (en) |
JP (1) | JP6009738B2 (en) |
Families Citing this family (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9142400B1 (en) | 2012-07-17 | 2015-09-22 | Stc.Unm | Method of making a heteroepitaxial layer on a seed area |
US8901621B1 (en) * | 2013-06-18 | 2014-12-02 | International Business Machines Corporation | Nanochannel process and structure for bio-detection |
KR20150085956A (en) | 2014-01-17 | 2015-07-27 | 삼성전자주식회사 | A method of measuring a semiconductor device, a semiconductor measurement system, and a method of a semiconductor device using the same |
US9146211B1 (en) | 2014-03-26 | 2015-09-29 | International Business Machines Corporation | Nano-ring gate electrode nanochannels |
US10344324B2 (en) | 2014-03-26 | 2019-07-09 | International Business Machines Corporation | Electrical trapping and stretching of charged biomolecules by single electrode gating structure |
US9228994B1 (en) | 2014-08-06 | 2016-01-05 | Globalfoundries Inc. | Nanochannel electrode devices |
US20170191912A1 (en) | 2016-01-06 | 2017-07-06 | International Business Machines Corporation | Semiconductor manufactured nano-structures for microbe or virus trapping or destruction |
EP3950573A4 (en) * | 2019-04-03 | 2022-11-16 | BOE Technology Group Co., Ltd. | Micro-nano channel structure and preparation method therefor, sensor and preparation method therefor, and microfluidic device |
CN113479841A (en) * | 2021-05-24 | 2021-10-08 | 中国电子科技集团公司第五十五研究所 | Preparation method of silicon-based micro-channel substrate |
Family Cites Families (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4210470A (en) * | 1979-03-05 | 1980-07-01 | International Business Machines Corporation | Epitaxial tunnels from intersecting growth planes |
US4522662A (en) * | 1983-08-12 | 1985-06-11 | Hewlett-Packard Company | CVD lateral epitaxial growth of silicon over insulators |
EP1073112A1 (en) * | 1999-07-26 | 2001-01-31 | STMicroelectronics S.r.l. | Process for the manufacturing of a SOI wafer by oxidation of buried cavities |
JP3485081B2 (en) * | 1999-10-28 | 2004-01-13 | 株式会社デンソー | Semiconductor substrate manufacturing method |
JP2001267242A (en) * | 2000-03-14 | 2001-09-28 | Toyoda Gosei Co Ltd | Group iii nitride-based compound semiconductor and method of manufacturing the same |
US7294536B2 (en) * | 2000-07-25 | 2007-11-13 | Stmicroelectronics S.R.L. | Process for manufacturing an SOI wafer by annealing and oxidation of buried channels |
US7670770B2 (en) * | 2001-07-25 | 2010-03-02 | The Trustees Of Princeton University | Nanochannel arrays and their preparation and use for high throughput macromolecular analysis |
EP2280412A3 (en) * | 2002-11-29 | 2011-02-16 | STMicroelectronics S.r.l. | Semiconductor substrate comprising at least a buried insulating cavity |
JP2007142276A (en) * | 2005-11-21 | 2007-06-07 | Toshiba Corp | Semiconductor device and method of manufacturing same |
JP5072221B2 (en) * | 2005-12-26 | 2012-11-14 | 株式会社東芝 | Semiconductor device and manufacturing method thereof |
EP2021790A4 (en) | 2006-05-31 | 2011-09-07 | Agency Science Tech & Res | Transparent microfluidic device |
EP1926130A1 (en) * | 2006-11-27 | 2008-05-28 | S.O.I.TEC. Silicon on Insulator Technologies S.A. | Method of improving the surface of a semiconductor substrate |
FR2909368A1 (en) * | 2006-12-21 | 2008-06-06 | Commissariat Energie Atomique | Buried micro-cavity forming method for e.g. micro-electromechanical system, involves carrying out modification of anisotropy degree of surface energy of silicon layer zone before annealing silicon layer under hydrogen atmosphere |
-
2011
- 2011-05-03 EP EP11164603.0A patent/EP2384816B1/en active Active
- 2011-05-04 US US13/100,537 patent/US8384195B2/en active Active
- 2011-05-06 JP JP2011103699A patent/JP6009738B2/en active Active
Non-Patent Citations (1)
Title |
---|
None * |
Also Published As
Publication number | Publication date |
---|---|
EP2384816A1 (en) | 2011-11-09 |
US20110272789A1 (en) | 2011-11-10 |
JP6009738B2 (en) | 2016-10-19 |
US8384195B2 (en) | 2013-02-26 |
JP2012023337A (en) | 2012-02-02 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP2384816B1 (en) | Method of manufacturing a nanochannel device | |
Panciera et al. | Synthesis of nanostructures in nanowires using sequential catalyst reactions | |
US7850941B2 (en) | Nanostructure arrays and methods for forming same | |
US7129154B2 (en) | Method of growing semiconductor nanowires with uniform cross-sectional area using chemical vapor deposition | |
US8802047B2 (en) | Embedded nanoparticle films and method for their formation in selective areas on a surface | |
US20110210309A1 (en) | Tubular nanostructures, processes of preparing same and devices made therefrom | |
US20120025195A1 (en) | Confined Lateral Growth of Crystalline Material | |
KR20140014105A (en) | Nanowire epitaxy on a graphitic substrate | |
US7018549B2 (en) | Method of fabricating multiple nanowires of uniform length from a single catalytic nanoparticle | |
US20090053126A1 (en) | Method for mass production of nanostructures using mesoporous templates and nanostructures produced by the same | |
Homma et al. | Aligned island formation using step-band networks on Si (111) | |
JP2007223024A (en) | Method for producing support for growth of localized elongated nanostructure | |
Choi et al. | Continuous formation of a seed layer and vertical ZnO nanowire arrays enabled by tailored reaction kinetics in a microreactor | |
US20150376778A1 (en) | Graphene growth on sidewalls of patterned substrate | |
Mohan et al. | Mechanism of self-assembled growth of ordered GaAs nanowire arrays by metalorganic vapor phase epitaxy on GaAs vicinal substrates | |
CN104576326A (en) | Method and system for preparing silicon-based III-V gallium arsenide semiconductor material | |
US8986835B2 (en) | Growth process for gallium nitride porous nanorods | |
US7662300B1 (en) | Method for preparing porous material using nanostructures and porous material prepared by the same | |
US10312081B2 (en) | Synthesis of metal oxide surfaces and interfaces with crystallographic control using solid-liquid-vapor etching and vapor-liquid-solid growth | |
US7947580B2 (en) | Hybrid semiconductor structure | |
Nemcsics | Formation Kinetics of the Self-organized III-V-based Nanostructures Grown by Droplet Epitaxy | |
KR101618188B1 (en) | Method of fabricating semiconductor device and semiconductor device fabricated by the same | |
Zhu et al. | Growth of uniform nanowires with orientation control | |
KR20100023496A (en) | Fabrication method for sige nanodots through selective epitaxial growth of sige on anodic aluminum oxide nanotemplate and semiconductor elements | |
Jevasuwan et al. | Si Nanowire Formation using Al-Catalyst with Various Substrate Temperatures |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated contracting states |
Kind code of ref document: A1 Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR |
|
AX | Request for extension of the european patent |
Extension state: BA ME |
|
PUAI | Public reference made under article 153(3) epc to a published international application that has entered the european phase |
Free format text: ORIGINAL CODE: 0009012 |
|
RIN1 | Information on inventor provided before grant (corrected) |
Inventor name: TSENG, JOSHUA Inventor name: WANG, GANG Inventor name: LOO, ROGER |
|
17P | Request for examination filed |
Effective date: 20120430 |
|
GRAP | Despatch of communication of intention to grant a patent |
Free format text: ORIGINAL CODE: EPIDOSNIGR1 |
|
RIC1 | Information provided on ipc code assigned before grant |
Ipc: B82Y 15/00 20110101ALI20170925BHEP Ipc: H01L 21/02 20060101ALI20170925BHEP Ipc: B01L 3/00 20060101AFI20170925BHEP Ipc: H01L 21/764 20060101ALN20170925BHEP Ipc: B82Y 40/00 20110101ALI20170925BHEP |
|
RIC1 | Information provided on ipc code assigned before grant |
Ipc: H01L 21/764 20060101ALN20170929BHEP Ipc: B82Y 40/00 20110101ALI20170929BHEP Ipc: B01L 3/00 20060101AFI20170929BHEP Ipc: H01L 21/02 20060101ALI20170929BHEP Ipc: B82Y 15/00 20110101ALI20170929BHEP |
|
INTG | Intention to grant announced |
Effective date: 20171025 |
|
RAP1 | Party data changed (applicant data changed or rights of an application transferred) |
Owner name: KATHOLIEKE UNIVERSITEIT LEUVEN, K.U.L. LEUVEN R&D Owner name: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD. Owner name: IMEC VZW |
|
GRAS | Grant fee paid |
Free format text: ORIGINAL CODE: EPIDOSNIGR3 |
|
GRAA | (expected) grant |
Free format text: ORIGINAL CODE: 0009210 |
|
AK | Designated contracting states |
Kind code of ref document: B1 Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR |
|
REG | Reference to a national code |
Ref country code: GB Ref legal event code: FG4D |
|
REG | Reference to a national code |
Ref country code: CH Ref legal event code: EP |
|
REG | Reference to a national code |
Ref country code: AT Ref legal event code: REF Ref document number: 985013 Country of ref document: AT Kind code of ref document: T Effective date: 20180415 |
|
REG | Reference to a national code |
Ref country code: IE Ref legal event code: FG4D |
|
REG | Reference to a national code |
Ref country code: DE Ref legal event code: R096 Ref document number: 602011047060 Country of ref document: DE |
|
REG | Reference to a national code |
Ref country code: FR Ref legal event code: PLFP Year of fee payment: 8 |
|
REG | Reference to a national code |
Ref country code: NL Ref legal event code: MP Effective date: 20180404 |
|
REG | Reference to a national code |
Ref country code: LT Ref legal event code: MG4D |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: NL Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20180404 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: LT Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20180404 Ref country code: PL Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20180404 Ref country code: FI Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20180404 Ref country code: BG Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20180704 Ref country code: AL Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20180404 Ref country code: ES Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20180404 Ref country code: SE Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20180404 Ref country code: NO Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20180704 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: LV Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20180404 Ref country code: HR Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20180404 Ref country code: GR Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20180705 Ref country code: RS Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20180404 |
|
REG | Reference to a national code |
Ref country code: CH Ref legal event code: PL |
|
REG | Reference to a national code |
Ref country code: AT Ref legal event code: MK05 Ref document number: 985013 Country of ref document: AT Kind code of ref document: T Effective date: 20180404 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: PT Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20180806 |
|
REG | Reference to a national code |
Ref country code: DE Ref legal event code: R097 Ref document number: 602011047060 Country of ref document: DE |
|
REG | Reference to a national code |
Ref country code: BE Ref legal event code: MM Effective date: 20180531 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: AT Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20180404 Ref country code: MC Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20180404 Ref country code: RO Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20180404 Ref country code: CZ Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20180404 Ref country code: SK Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20180404 Ref country code: EE Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20180404 Ref country code: DK Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20180404 |
|
PLBE | No opposition filed within time limit |
Free format text: ORIGINAL CODE: 0009261 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT |
|
REG | Reference to a national code |
Ref country code: IE Ref legal event code: MM4A |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: CH Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20180531 Ref country code: LI Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20180531 Ref country code: SM Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20180404 Ref country code: IT Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20180404 |
|
26N | No opposition filed |
Effective date: 20190107 |
|
GBPC | Gb: european patent ceased through non-payment of renewal fee |
Effective date: 20180704 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: LU Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20180503 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: IE Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20180503 Ref country code: GB Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20180704 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: SI Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20180404 Ref country code: BE Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20180531 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: MT Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20180503 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: TR Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20180404 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: HU Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT; INVALID AB INITIO Effective date: 20110503 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: MK Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20180404 Ref country code: CY Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20180404 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: IS Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20180804 |
|
REG | Reference to a national code |
Ref country code: DE Ref legal event code: R081 Ref document number: 602011047060 Country of ref document: DE Owner name: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LT, TW Free format text: FORMER OWNERS: IMEC VZW, LEUVEN, BE; KATHOLIEKE UNIVERSITEIT LEUVEN, K.U. LEUVEN R&D, LEUVEN, BE; TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD., HSIN-CHU, TW |
|
P01 | Opt-out of the competence of the unified patent court (upc) registered |
Effective date: 20230513 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: FR Payment date: 20230526 Year of fee payment: 13 Ref country code: DE Payment date: 20230530 Year of fee payment: 13 |