EP1984836A4 - Allocation of resources among an array of computers - Google Patents

Allocation of resources among an array of computers

Info

Publication number
EP1984836A4
EP1984836A4 EP07750884A EP07750884A EP1984836A4 EP 1984836 A4 EP1984836 A4 EP 1984836A4 EP 07750884 A EP07750884 A EP 07750884A EP 07750884 A EP07750884 A EP 07750884A EP 1984836 A4 EP1984836 A4 EP 1984836A4
Authority
EP
European Patent Office
Prior art keywords
allocation
computers
resources
array
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
EP07750884A
Other languages
German (de)
French (fr)
Other versions
EP1984836A2 (en
Inventor
Charles H Moore
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
VNS Portfolio LLC
Original Assignee
VNS Portfolio LLC
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from US11/355,513 external-priority patent/US7904695B2/en
Priority claimed from US11/355,495 external-priority patent/US7904615B2/en
Priority claimed from US11/441,784 external-priority patent/US7752422B2/en
Priority claimed from US11/441,812 external-priority patent/US7913069B2/en
Priority claimed from US11/441,818 external-priority patent/US7934075B2/en
Application filed by VNS Portfolio LLC filed Critical VNS Portfolio LLC
Publication of EP1984836A2 publication Critical patent/EP1984836A2/en
Publication of EP1984836A4 publication Critical patent/EP1984836A4/en
Withdrawn legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored program computers
    • G06F15/80—Architectures of general purpose stored program computers comprising an array of processing units with common control, e.g. single instruction multiple data processors
    • G06F15/8007—Architectures of general purpose stored program computers comprising an array of processing units with common control, e.g. single instruction multiple data processors single instruction multiple data [SIMD] multiprocessors
    • G06F15/8023—Two dimensional arrays, e.g. mesh, torus
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
    • G06F15/163—Interprocessor communication
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
    • G06F15/163—Interprocessor communication
    • G06F15/173—Interprocessor communication using an interconnection network, e.g. matrix, shuffle, pyramid, star, snowflake
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/32—Address formation of the next instruction, e.g. by incrementing the instruction counter
    • G06F9/321—Program or instruction counter, e.g. incrementing
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/32—Address formation of the next instruction, e.g. by incrementing the instruction counter
    • G06F9/322—Address formation of the next instruction, e.g. by incrementing the instruction counter for non-sequential address
    • G06F9/325—Address formation of the next instruction, e.g. by incrementing the instruction counter for non-sequential address for loops, e.g. loop detection or loop counter
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/46—Multiprogramming arrangements
    • G06F9/50—Allocation of resources, e.g. of the central processing unit [CPU]

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Software Systems (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Mathematical Physics (AREA)
  • Computing Systems (AREA)
  • Multi Processors (AREA)
  • Executing Machine-Instructions (AREA)
  • Advance Control (AREA)
EP07750884A 2006-02-16 2007-02-16 Allocation of resources among an array of computers Withdrawn EP1984836A4 (en)

Applications Claiming Priority (7)

Application Number Priority Date Filing Date Title
US11/355,513 US7904695B2 (en) 2006-02-16 2006-02-16 Asynchronous power saving computer
US11/355,495 US7904615B2 (en) 2006-02-16 2006-02-16 Asynchronous computer communication
US78826506P 2006-03-31 2006-03-31
US11/441,784 US7752422B2 (en) 2006-02-16 2006-05-26 Execution of instructions directly from input source
US11/441,812 US7913069B2 (en) 2006-02-16 2006-05-26 Processor and method for executing a program loop within an instruction word
US11/441,818 US7934075B2 (en) 2006-02-16 2006-05-26 Method and apparatus for monitoring inputs to an asyncrhonous, homogenous, reconfigurable computer array
PCT/US2007/004081 WO2007098024A2 (en) 2006-02-16 2007-02-16 Allocation of resources among an array of computers

Publications (2)

Publication Number Publication Date
EP1984836A2 EP1984836A2 (en) 2008-10-29
EP1984836A4 true EP1984836A4 (en) 2009-08-26

Family

ID=38437887

Family Applications (1)

Application Number Title Priority Date Filing Date
EP07750884A Withdrawn EP1984836A4 (en) 2006-02-16 2007-02-16 Allocation of resources among an array of computers

Country Status (4)

Country Link
EP (1) EP1984836A4 (en)
JP (1) JP2009527814A (en)
KR (1) KR20090003217A (en)
WO (1) WO2007098024A2 (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN115586972B (en) * 2022-11-25 2023-02-28 成都登临科技有限公司 Command generation method and device, AI chip, electronic device and storage medium

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0461724A2 (en) * 1990-06-14 1991-12-18 Philips Patentverwaltung GmbH Multiprocessor system
WO2000042506A1 (en) * 1999-01-18 2000-07-20 Axis Ab Processor and method of executing instructions from several instruction sources
US6598148B1 (en) * 1989-08-03 2003-07-22 Patriot Scientific Corporation High performance microprocessor having variable speed system clock
WO2005091847A2 (en) * 2004-03-16 2005-10-06 Technology Properties, Ltd. Computer processor array

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5222237A (en) * 1988-02-02 1993-06-22 Thinking Machines Corporation Apparatus for aligning the operation of a plurality of processors
US7415594B2 (en) * 2002-06-26 2008-08-19 Coherent Logix, Incorporated Processing system with interspersed stall propagating processors and communication elements

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6598148B1 (en) * 1989-08-03 2003-07-22 Patriot Scientific Corporation High performance microprocessor having variable speed system clock
EP0461724A2 (en) * 1990-06-14 1991-12-18 Philips Patentverwaltung GmbH Multiprocessor system
WO2000042506A1 (en) * 1999-01-18 2000-07-20 Axis Ab Processor and method of executing instructions from several instruction sources
WO2005091847A2 (en) * 2004-03-16 2005-10-06 Technology Properties, Ltd. Computer processor array

Non-Patent Citations (4)

* Cited by examiner, † Cited by third party
Title
GIRAU B ET AL: "Evolvable platform for array processing: a one-chip approach", MICROELECTRONICS FOR NEURAL, FUZZY AND BIO-INSPIRED SYSTEMS, 1999. MIC RONEURO '99. PROCEEDINGS OF THE SEVENTH INTERNATIONAL CONFERENCE ON GRANADA, SPAIN 7-9 APRIL 1999, LOS ALAMITOS, CA, USA,IEEE COMPUT. SOC, US, 7 April 1999 (1999-04-07), pages 187 - 193, XP010329509, ISBN: 978-0-7695-0043-0 *
MAJURSKI W ET AL: "Flits: pervasive computing for processor and memory constrained systems", PARALLEL PROCESSING, 2000. PROCEEDINGS. 2000 INTERNATIONAL WORKSHOPS O N 21-24 AUGUST 2000, PISCATAWAY, NJ, USA,IEEE, 21 August 2000 (2000-08-21), pages 31 - 38, XP010511930, ISBN: 978-0-7695-0771-2 *
See also references of WO2007098024A2 *
ZHIYI YU ET AL: "An asynchronous array of simple processors for dsp applications", SOLID-STATE CIRCUITS, 2006 IEEE INTERNATIONAL CONFERENCE DIGEST OF TEC HNICAL PAPERS FEB. 6-9, 2006, PISCATAWAY, NJ, USA,IEEE, 6 February 2006 (2006-02-06), pages 1696 - 1705, XP010940569, ISBN: 978-1-4244-0079-9 *

Also Published As

Publication number Publication date
WO2007098024A2 (en) 2007-08-30
JP2009527814A (en) 2009-07-30
KR20090003217A (en) 2009-01-09
WO2007098024A3 (en) 2008-12-31
EP1984836A2 (en) 2008-10-29

Similar Documents

Publication Publication Date Title
GB0605581D0 (en) Resource allocation
GB0612288D0 (en) Selection of access interface
GB0714927D0 (en) Resource allocation
EP2441013B8 (en) Shared resource multi-thread processor array
GB0721148D0 (en) Resource allocation
GB0702169D0 (en) Resource Allocation
IL198219A0 (en) Sub-band dependent resource management
EP2084849A4 (en) Secure access to restricted resource
ZA200900142B (en) Microspheres
ZA200807759B (en) Microspheres
ZA200807758B (en) Microspheres
IL205653A0 (en) Shared resource allocation
IL182819A0 (en) Efficient management of queueing resources for diff-serve-aware switches
EP2039202A4 (en) Resource allocation for co-existin networks
GB0715057D0 (en) Resource allocation
EP2078283A4 (en) Secure access of resources at shared appliances
GB0816741D0 (en) Array of aircraft seats - interlocking herringbone
EP1915701A4 (en) Management of storage resource devices
GB2452316B (en) Method of Allocating Resources in a Computer.
PL2142948T3 (en) Array of light-diffusing sub-gratings
EP1984836A4 (en) Allocation of resources among an array of computers
PL2074759T3 (en) Resource sharing
GB2441543B (en) An array of components
EP2193689A4 (en) Improved allocation of uplink resources
GB2444083B (en) Distributed data allocation system

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

17P Request for examination filed

Effective date: 20080717

AK Designated contracting states

Kind code of ref document: A2

Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IS IT LI LT LU LV MC NL PL PT RO SE SI SK TR

AX Request for extension of the european patent

Extension state: AL BA HR MK RS

R17D Deferred search report published (corrected)

Effective date: 20081231

RIC1 Information provided on ipc code assigned before grant

Ipc: G06F 15/00 20060101AFI20090113BHEP

RAP1 Party data changed (applicant data changed or rights of an application transferred)

Owner name: VNS PORTFOLIO LLC

A4 Supplementary search report drawn up and despatched

Effective date: 20090724

RIC1 Information provided on ipc code assigned before grant

Ipc: G06F 9/32 20060101ALI20090720BHEP

Ipc: G06F 15/78 20060101ALI20090720BHEP

Ipc: G06F 15/80 20060101AFI20090720BHEP

17Q First examination report despatched

Effective date: 20091223

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE APPLICATION IS DEEMED TO BE WITHDRAWN

18D Application deemed to be withdrawn

Effective date: 20100504