EP1742159A3 - Software-to-Hardware compiler - Google Patents

Software-to-Hardware compiler Download PDF

Info

Publication number
EP1742159A3
EP1742159A3 EP06014115A EP06014115A EP1742159A3 EP 1742159 A3 EP1742159 A3 EP 1742159A3 EP 06014115 A EP06014115 A EP 06014115A EP 06014115 A EP06014115 A EP 06014115A EP 1742159 A3 EP1742159 A3 EP 1742159A3
Authority
EP
European Patent Office
Prior art keywords
hardware
software
constructs
programmable logic
decisions
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
EP06014115A
Other languages
German (de)
French (fr)
Other versions
EP1742159A2 (en
Inventor
Paul Metzgen
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Altera Corp
Original Assignee
Altera Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Altera Corp filed Critical Altera Corp
Priority claimed from EP01962358A external-priority patent/EP1356401A2/en
Publication of EP1742159A2 publication Critical patent/EP1742159A2/en
Publication of EP1742159A3 publication Critical patent/EP1742159A3/en
Ceased legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F30/00—Computer-aided design [CAD]
    • G06F30/30—Circuit design
    • G06F30/34—Circuit design for reconfigurable circuits, e.g. field programmable gate arrays [FPGA] or programmable logic devices [PLD]
    • G06F30/343—Logical level
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F30/00—Computer-aided design [CAD]
    • G06F30/30—Circuit design
    • G06F30/34—Circuit design for reconfigurable circuits, e.g. field programmable gate arrays [FPGA] or programmable logic devices [PLD]
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F30/00—Computer-aided design [CAD]
    • G06F30/30—Circuit design

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Evolutionary Computation (AREA)
  • Geometry (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Devices For Executing Special Programs (AREA)

Abstract

A software-to-hardware compiler is provided that generates hardware constructs in programmable logic based on pure software constructs. More particularly, a high-level program language may be used to create a program using only software constructs that is compiled into hardware constructs. Optimizations may be made in the later stages of compilation to retime the circuit, allowing for maximum data flow. The hardware may make run-time decisions with respect to executing programmable logic blocks in parallel. The decisions may be at least partially based on a control flow.
EP06014115A 2000-08-07 2001-08-07 Software-to-Hardware compiler Ceased EP1742159A3 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US22347100P 2000-08-07 2000-08-07
EP01962358A EP1356401A2 (en) 2000-08-07 2001-08-07 Software-to-hardware compiler

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
EP01962358A Division EP1356401A2 (en) 2000-08-07 2001-08-07 Software-to-hardware compiler

Publications (2)

Publication Number Publication Date
EP1742159A2 EP1742159A2 (en) 2007-01-10
EP1742159A3 true EP1742159A3 (en) 2007-06-20

Family

ID=37487974

Family Applications (1)

Application Number Title Priority Date Filing Date
EP06014115A Ceased EP1742159A3 (en) 2000-08-07 2001-08-07 Software-to-Hardware compiler

Country Status (1)

Country Link
EP (1) EP1742159A3 (en)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7343594B1 (en) * 2000-08-07 2008-03-11 Altera Corporation Software-to-hardware compiler with symbol set inference analysis
EP1356400A2 (en) 2000-08-07 2003-10-29 Altera Corporation Inter-device communication interface
US8959469B2 (en) 2012-02-09 2015-02-17 Altera Corporation Configuring a programmable device using high-level language
CN114610288B (en) * 2022-05-12 2022-09-16 之江实验室 Method and device for realizing back-end compiler based on array type analysis element structure

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0829812A2 (en) * 1996-09-12 1998-03-18 Sharp Kabushiki Kaisha Method of designing an integrated circuit and integrated circuit designed by such method

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0829812A2 (en) * 1996-09-12 1998-03-18 Sharp Kabushiki Kaisha Method of designing an integrated circuit and integrated circuit designed by such method

Non-Patent Citations (5)

* Cited by examiner, † Cited by third party
Title
KOUNTOURIS A A ET AL: "High level pre-synthesis optimization steps using hierarchical conditional dependency graphs", EUROMICRO CONFERENCE, 1999. PROCEEDINGS. 25TH MILAN, ITALY 8-10 SEPT. 1999, LOS ALAMITOS, CA, USA,IEEE COMPUT. SOC, US, vol. 1, 8 September 1999 (1999-09-08), pages 290 - 294, XP010352209, ISBN: 0-7695-0321-7 *
PAGE I: "CONSTRUCTING HARDWARE-SOFTWARE SYSTEMS FROM A SINGLE DESCRIPTION", JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL. IMAGE, AND VIDEO TECHNOLOGY, KLUWER ACADEMIC PUBLISHERS, DORDRECHT, NL, vol. 12, no. 1, 1996, pages 87 - 107, XP000552006, ISSN: 0922-5773 *
PETERSON J B ET AL: "Scheduling and partitioning ANSI-C programs onto multi-FPGA CCM architectures", FPGAS FOR CUSTOM COMPUTING MACHINES, 1996. PROCEEDINGS. IEEE SYMPOSIUM ON NAPA VALLEY, CA, USA 17-19 APRIL 1996, LOS ALAMITOS, CA, USA,IEEE COMPUT. SOC, US, 17 April 1996 (1996-04-17), pages 178 - 187, XP010206380, ISBN: 0-8186-7548-9 *
YAMAUCHI T ET AL: "SOP: a reconfigurable massively parallel system and its control-data-flow based compiling method", FPGAS FOR CUSTOM COMPUTING MACHINES, 1996. PROCEEDINGS. IEEE SYMPOSIUM ON NAPA VALLEY, CA, USA 17-19 APRIL 1996, LOS ALAMITOS, CA, USA,IEEE COMPUT. SOC, US, 17 April 1996 (1996-04-17), pages 148 - 156, XP010206377, ISBN: 0-8186-7548-9 *
YAMAUCHI T ET AL: "SOP: ADAPTIVE MASSIVELY PARALLEL SYSTEM", NEC RESEARCH AND DEVELOPMENT, NIPPON ELECTRIC LTD. TOKYO, JP, vol. 37, no. 3, July 1996 (1996-07-01), pages 382 - 393, XP000631681, ISSN: 0547-051X *

Also Published As

Publication number Publication date
EP1742159A2 (en) 2007-01-10

Similar Documents

Publication Publication Date Title
WO2002013004A3 (en) Software-to-hardware compiler
WO2002011344A3 (en) Parameterized graphs with conditional components
EP1837757A3 (en) Compiler with particular instruction scheduling
EP1475714A3 (en) Just-my-code debugging
WO2004072796A3 (en) Reconfigurable processing
EP1513064A3 (en) Data flow analysis of transactional processes
EP1703381A3 (en) Rich data-bound applications
EP1577767A3 (en) Code rewriting
WO2005006120A3 (en) An intermediate representation for multiple exception handling models
WO2007044018A3 (en) Methods of model compilation
WO2004007351A3 (en) Enhancing sncr-aided combustion with oxygen addition
GB2376546B (en) Automated processor generation system for designing a configurable processor and method for the same
TW200508973A (en) An extensible type system for representing and checking consistency of program components during the process of compilation
EP2096539A3 (en) Compiling method and processor using the same
EP1284454A3 (en) Method and apparatus for simulation system compiler
WO2008064363A3 (en) System and method for real-time pose-based deformation of character models
EP1435567A3 (en) User interface element representation with simplified view
WO2004042499A3 (en) Debugging using control-dataflow graph with reconfigurable hardware emulation
EP2003620A3 (en) Access control system with rules engine architecture
TW200634626A (en) Input to interface element
WO2000072111A3 (en) Universal graph compilation tool
EP1336918A3 (en) Apparatus and method for selective memory attribute control
EP1742159A3 (en) Software-to-Hardware compiler
WO2003096126A3 (en) Clock for children
WO2007099484A3 (en) Optimised profile-driven compilation method for conditional code for a processor with predicated execution

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

AC Divisional application: reference to earlier application

Ref document number: 1356401

Country of ref document: EP

Kind code of ref document: P

AK Designated contracting states

Kind code of ref document: A2

Designated state(s): DE FR GB IT NL

PUAL Search report despatched

Free format text: ORIGINAL CODE: 0009013

AK Designated contracting states

Kind code of ref document: A3

Designated state(s): DE FR GB IT NL

17P Request for examination filed

Effective date: 20071218

17Q First examination report despatched

Effective date: 20080109

AKX Designation fees paid

Designated state(s): DE FR GB IT NL

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE APPLICATION HAS BEEN REFUSED

18R Application refused

Effective date: 20101027