EP0861536A1 - Expandable integrated circuit multiport repeater controller with multiple media independent interfaces and mixed media connections - Google Patents
Expandable integrated circuit multiport repeater controller with multiple media independent interfaces and mixed media connectionsInfo
- Publication number
- EP0861536A1 EP0861536A1 EP96925332A EP96925332A EP0861536A1 EP 0861536 A1 EP0861536 A1 EP 0861536A1 EP 96925332 A EP96925332 A EP 96925332A EP 96925332 A EP96925332 A EP 96925332A EP 0861536 A1 EP0861536 A1 EP 0861536A1
- Authority
- EP
- European Patent Office
- Prior art keywords
- repeater
- media
- integrated circuit
- port
- mii
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L25/00—Baseband systems
- H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
- H04L25/20—Repeater circuits; Relay circuits
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04B—TRANSMISSION
- H04B3/00—Line transmission systems
- H04B3/02—Details
- H04B3/36—Repeater circuits
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L12/00—Data switching networks
- H04L12/28—Data switching networks characterised by path configuration, e.g. LAN [Local Area Networks] or WAN [Wide Area Networks]
- H04L12/44—Star or tree networks
Definitions
- the present invention relates to computers in local area networks; and more particularly to integrated circuit multiport repeaters for use with standard Ethernet type networks, including emerging 100 MegaHertz Ethernet standards.
- Multiport repeaters also referred to as hubs or wiring concentrators
- hubs or wiring concentrators are in widespread use in local area networks. These devices allow interconnection of a number of network segments at the physical layer ofthe network protocol. Thus, in an Ethernet type network, all ofthe devices coupled to a single repeater fall within the same collision detect domain for the physical layer ofthe local area network. See for example, United States Patent No. 5,265,123, entitled EXPANDABLE REPEATER.
- CSMA/CD carrier sense multiple access with collision detect
- the 100BASE-T standard specifies a medium independent interface Mil between a medium access controller MAC and a physical transceiver interface PHY.
- a medium independent interface is designed so that a device which incorporates the medium access controller will have an interface independent of the particular type of physical medium to which a physical transceiver is attached.
- the medium independent interface is desirable because the 100BASE- T standard supports a variety of different types of communication media.
- physical transceivers will provide for translation ofthe physical interface to the medium independent interface.
- the device carrying medium access controller will translate signals from the MAC level to the medium independent interface.
- the 100BASE-T standard defines a reconciliation sublayer and a media independent interface in OSI reference model physical layer.
- the media access controller is found at the data link layer ofthe device and drives a medium independent interface (MAC-MTI).
- MAC-MTI medium independent interface
- PHY-MII complementary medium independent interface
- PHY-MII connects to physical layer medium dependent circuitry. This circuitry is coupled with physical medium attachment circuitry, and physical coding sublayer logic.
- the physical coding sublayer logic drives the medium independent interface.
- the 100BASE-FX standard is a physical layer specification for 100 megabit per second CSMA/CD LAN over two optical fibers.
- the 100BASE-T4 specification provides for 100 megabit per second CSMA/CD LAN over four pairs of category III, IV, and V, UTP wire.
- the 100BASE-TX standard is a physical layer specification for a 100 megabit CSMA/CD LAN over two pairs of category V, UTP or STP wire.
- the 100B ASE-T standard also specifies repeater function for 100 megabit per second baseband networks.
- the repeater includes a baseband repeater unit at the physical layer interconnecting two medium dependent, physical interfaces.
- the repeater unit is coupled with the physical medium attachment circuitry and physical coding sublayer of the medium dependent interfaces for the ports on the repeater.
- These repeaters are typically designed to be coupled to an integrated transceiver chip, such as an
- the medium independent interface specified according to the standard provides for a management interface and a physical address for each medium independent interface. This management interface is designed to provide control ofa single physical interface at a time, and provides for transfer of control and status information between the physical layer device and the station coupled to the medium independent interface. Control information is driven by the station synchronously with respect to a management data clock, also specified as part of the medium independent interface.
- the management interface specified in the standard provides a two wire serial interface to connect a management entity and a managed physical interface for the purposes of controlling the physical interface and gathering status information about the physical interface.
- the management interface provides for a management register set for the physical transceiver device which includes a set of eight control, status and configuration registers, with eight additional locations reserved, and sixteen registers allocated to vendor specific functions.
- the standard further specifies a physical address for the physical interface made up of five bits in a management frame to be supplied through the management interface bus.
- the five bit physical address assigned to the medium independent interface puts a limit on the number of ports on a single management bus of thirty-two physical transceiver ports.
- the standard contemplates repeaters having physical interfaces, and a medium independent interface which maps to a single physical interface with a shared management interface among thirty-two physical interfaces
- the standard does not provide for easy interconnection of a medium access controller directly to a repeater.
- a network management device which may be coupled to a repeater must connect to the repeater through the physical layer interface.
- other types of network intermediate systems or end stations are only connectable to the repeater through the physical interfaces.
- the standard specifies a repeater function for multiport repeaters
- the repeater function has limited application, and does not allow for flexible implementation in commercial settings.
- the present invention provides an integrated circuit multiport repeater providing one or more medium independent interfaces and a plurality of physical interfaces. This facilitates connection o the repeater to an external medium access controller device also implementing the Mil standard.
- the multiport repeater appears to the MAC layer device using the Mil like one physical transceiver.
- the integrated multiport repeater ofthe present invention shares a single Mil interface among multiple physical transceivers.
- the multiport repeater device ofthe present invention shares this status, configuration and control management function among the plurality of physical ports. Therefore, only one
- the present invention provides for use of more than one medium independent interface on the multiport repeater.
- Each ofthe medium independent interfaces provides access to all ofthe physical ports on the repeater. This facilitates connection of a number of different medium access control level devices to a single repeater.
- a 100B ASE-T repeater implemented according to the present invention allows for attaching multiple devices which have a MAC-M I, to the integrated multiport repeater through multiple PHY-MIIs implemented on the repeater chip.
- a bridge device can be coupled ;o the repeater allowing connections to different local area network media.
- a network management device can be coupled to the repeater to gather statistics on the network activity at the same time as the bridge is connected to the other Mil interface.
- the user ofthe present invention is capable of configuring the multiport repeater chip to handle a variety of different kinds of physical communication media on a port by port basis.
- the multiport repeater according to the present invention includes circuitry for adapting the physical layer circuitry for each port to meet the medium dependent characteristics specified using the management interface.
- the integrated circuit repeater according to another aspect ofthe present invention includes interface control logic, including interface control and status registers for the plurality of medium dependent interfaces.
- the interface control logic manages the physical layer receive and transmit functions on the plurality of media dependent interfaces for variant types of communication media.
- a management interface is provided which is coupled to the interface control logic.
- This management interface is responsive to a repeater address in a management frame received at the management interface to provide read and write access to the interface control and status registers.
- the control and status registers include a first set of registers which specify shared attributes ofthe plurality of media dependent interfaces, and a second set of registers which specify individual attributes ofthe plurality of media independent interfaces.
- a 100BASE-T multiport repeater in one embodiment ofthe present invention connects tc cither TX (two pair unshielded medium) media FX (optical fiber) media. It is desirable to connect the different media within one repeater at the same time. The additional FX connection is very useful because fiber media can run over a much longer distance than wire media. For example, an eight port 100BASE-T repeater with six ports connected to TX and two ports connected to FX can be implemented.
- the integrated multiport repeater provides the feature allowing a user ofthe repeater to mix TX and FX media on one repeater.
- Alternative systems can also support the T4 (four pair unshielded wire) medium.
- the media dependent characteristics ofthe physical layer circuitry for the TX and FX media are slightly different.
- the TX media connection requires a scrambler in the transmit function and a descrambler in the receive function.
- the FX media connection does not require the scrambier/descrambler functions.
- the integrated multiport repeater ofthe present invention provides a scrambler and descrambler function at every port. This allows every port to be used for TX media.
- a media type register is also implemented. The width of this register is equal to the number of ports on the repeater. The value of each bit determines whether the scrambier/descrambler functions are bypassed or not for the port. If they are bypassed, then the port connects to an FX transceiver.
- an expansion port is provided on a single multiport repeater, which also includes a plurality of medium independent interfaces. This provides an extremely flexible device which can be used for high speed 100 megabit per second Ethernet type repeater functions in a variety of hardware configurations. Using the expansion port, a number of multiport repeaters each of which is given a separate repeater address according to the present invention, can be cascaded on a single management bus.
- the repeater address can be specified using the five bit physical address of the medium independent interface standard, which is normally assigned to individual physical interfaces. Using the five bit repeater address uniquely set for a number of cascaded multiport repeaters according to the present invention allows a single management entity to control a very large number of physical ports by cascading thirty-two multiport repeaters. If there are eight physical ports per repeater, 256 physical ports can be managed through a shared management interface. With a larger number of ports per repeater, even larger number of physical interfaces can be managed according to this aspect ofthe invention.
- the expansion port ofthe present invention includes at least two unique characteristics.
- the expansion port control logic in the core state machine ofthe multiport repeater ofthe present invention runs at a clock speed twice the rate ofthe data transferred on the other ports ofthe device.
- the faster clock at the expansion port reduces the arbitration time between two cascaded repeater chips by about one half.
- the so-called collision detect domain of Ethernet limited by propagation time, is extended across repeater boundaries.
- Making the expansion port run at a higher rate than the physical ports on the repeater allows a greater number of devices within the single domain.
- the expansion port ofthe present invention provides for exchanging information not only about collisions within the domain, but about degraded signal reception as well at ports in the respective repeaters through the expansion port.
- the present invention provides an extremely flexible repeater chip for use with high speed local area networks.
- the repeater can be expanded, and connects to a plurality of media independent interfaces allowing powerful network architectures.
- FIGURES Fig. 1 is a block diagram ofa system incorporating the multiport repeaters ofthe present invention.
- Fig. 2 is a functional block diagram ofthe integrated circuit multiport repeater according to the present invention.
- Fig. 3 is a state diagram illustrating operation ofthe core state machine.
- Fig. 4 is a functional block diagram ofthe media dependent port for the multiport repeater of Fig. 2.
- Fig. 5 is a functional block diagram ofthe expansion port for the multiport repeater of Fig. 2.
- Fig. 6 is a functional block diagram ofthe media independent interface block in the multiport repeater of Fig. 2.
- Fig. 7 is a functional block diagram ofthe management port and internal registers in the multiport repeater of Fig. 2.
- Fig. 8 is a functional block diagram ofthe register access logic in the multiport repeater of Fig. 2.
- Fig. 9 is a system block diagram of two cascaded multiport repeaters according to the present invention.
- FIG. 1 illustrates a context for use ofthe multiport repeater according to the present invention.
- Figs. 2 through 8 illustrate the architecture ofthe multiport repeater according to a preferred embodiment.
- Fig. 9 illustrates the arbitration logic used for the expansion port on the multiport repeater according to one embodiment ofthe present invention.
- the present invention provides a multiport repeater XRC 10 which supports eight 100BASE-TX or 100BASE-FX ports 18-0 through 18-7.
- Three media independent interfaces MII-Al through MII-C 1 are coupled to the multiport repeater 10.
- the media independent interfaces MII-Al through MII-Cl include some shared signals on bus 13 to reduce the overall pin count on the multiport repeater 10.
- the multiport repeater 10 includes an expansion port 14 which is coupled through arbitration logic 15 to a similar expansion oort 16 on an adjacent multiport repeater 20.
- the multiport repeater 20 also includes a plurality of ports 28-8 through 28-15.
- Three media independent interfaces MTI-A2 through MII-C2 are included on the chip 20.
- Each ofthe ports 18-0 through 18-7 and 28-8 through 28-15 are connected to corresponding port devices 11-0 through 1 1-7 and 21-8 through 21 - 15.
- the port devices 11 -0 through 11 -7 and 21 -8 through 21-15 comprise transceiver integrated circuits, such as the Advanced Micro Devices circuitry referred to above. These circuits are coupled to either a 100BASE-TX or 100BASE-FX communications medium.
- the ports 18-0 through 18-7 and 28-8 through 28-15 are designed to match the transceiver chips to which they are coupled, and are independent ofthe particular medium to which the transceiver is connected. Media dependent functions are executed inside the multiport repeater chips 10 and 20 as described below.
- the multiport repeater controller XRC provides a cost-effective single chip device which implements the IEEE 802.3u 100BASE-X repeater functions.
- Each XRC 10, 20 supports eight
- Multiport repeater e.g. 10.
- MII-Al through MII-Cl can be connected to a single multiport repeater, e.g. 10.
- multiport repeater e.g. 10.
- bridge 10 is coupled to a two network intermediate systems, bridge 30 and bridge 31.
- the bridge 30 can couple the multiport repeater to other types of network physical devices, as indicated by the block 32.
- This block can be coupled to a 10 megabit Ethernet, or to another 100 megabit Ethernet.
- the bridge 30 could be adapted to connect to Token Ring or FDDI networks as suits a particular implementation.
- bridge 31 coupled to repeater 10 can be connected to a variety of other types of networks as known in the art such as FDDI interface 34.
- MII-Bl coupled to the media independent interface MII-Bl, is a management processor 33.
- This processor includes its own media access control functions as illustrated in the figure and can be utilized for network management functions, such as monitoring network performance gathering statistics, configuring devices in the network, and other processes as desired.
- the second repeater 20 has three media independent interfaces as well.
- media independent interface MII-A2 is coupled to a bridge 35
- an end station 36 is coupled to media independent interface MII-B2
- another bridge 37 is coupled to media independent interface MII-C2.
- the bridges 35 and 37 are coupled to physical network media as indicated by boxes 39 and 40.
- Fig. 2 is a functional block diagram ofthe multiport repeater 10 of Fig. 1.
- the system shown in Fig. 2 is implemented on a single integrated circuit. It includes a core block 100 which includes the clock generator, bus switch 102, a core state machine 103, and a standard 100BASE-X repeater core 104. Coupled with the core block 100 are media dependent port circuitry PORTXn for ports 0 through 7, given reference numbers 106-0 through 106-7 in the figure. Also coupled to the core block 100 are the media independent interface blocks MllPXi for interfaces A, B, and C given reference numbers 109- A to 109-C respectively. Alignment logic 110 is included which provides a shared output for three media independent interfaces 109- A to 109-C. Also an expansion port function block 111 is incorporated on the chip. Media independent interface control logic 112 is used for accessing the internal registers 108 and other interface service. In addition, miscellaneous functions 113 are provided on the chip.
- the expansion port control logic 111 and the core state machine 103 operate at the 50 megaHertz TCLK, twice as fast as the input and output data paths on the physical ports and the media independent interfaces which operate at the 25 megaHertz local symbol clock LSCLK.
- the 50 megaHertz clock is carefully synchronized with the local symbol clock LSCLK.
- a data bus system represented by line 115 in Fig. 2 routes data among the components ofthe chip under control ofthe bus switch circuits 102 in the core state machine 100. Further, the core logic block 100 is coupled to each ofthe other functional units in the chip as shown schematically in Fig. 2.
- the pin definitions on the chip include the following:
- TDAT_P[4:0] O Transmit Data. (40 pins) TTL These five outputs per port P (0-7) are 4B/5B encoded transmit data symbols, driven at the rising edge of LSCLK. TDAT4 is the Most Significant Bit.
- LSCLK I Local Symbol Clock. 25 MHz TTL clock input; divided from the 50 MHz TCLK's rising edge.
- RDATP_ [4:0] I Receive Data. (40 pins) These 5- TTL bit parallel data per port P (0-7) from transceiver are latched by the rising edge of RSCLK. RDAT4 is the Most Significant Bit. RSCLK I, Recovered Symbol Clock. _P[0:7] TTL (8 pins) This is a per port P (0-7) 25 MHZ clock, which is derived from the clock synchronized PLL circuit.
- SIGDET P I Signal Detect. (8 pins) This per TTL port P (0-7) signal indicates that the received signal is above the detection threshold.
- TXEN_A I Transmit Enable MH A.
- TTL Synchronous to the TCLK's rising edge. It is asserted by the MAC with the first nibble ofthe preamble and remains asserted while all nibbles to be transmitted are presented.
- TTL Synchronous to the TCLK's rising edge. For each TCLK period in which TXEN is asserted, TXD3-0 are also driven by the MAC. While TXEN is de-asserted, the value of TXD3-0 is ignored. TXD3 is the Most Significant Bit.
- TXER A I Transmit Error Mu A.
- TTL Synchronous to the TCLK's rising edge.
- TXER is asserted for one or more TCLK period while TXEN is also asserted, one or more "HALT" symbols will present at TDAT4-0.
- RXDV A O Receive Data Valid MH A.
- CMOS Synchronous to RXCLK's rising edge. This signal remains asserted through the whole frame, starting with the start-of-frame delimiter and excluding any end-of-frame delimiter. High-impedance after reset.
- CRS A O Carrier Sense MH.
- CMOS synciironous to RXCLK This pin is asserted when (1) the receiving medium is not idle, or (2) the transmitting medium is not idle in the half-duplex mode. High- impedance after reset.
- TXEN B I Transmit Enable Mu B.
- TTL Synchronous to the TXCLK's rising edge. It is asserted by the MAC with the first nibble ofthe preamble and remains asserted while all nibbles to be transmitted are presented.
- TXD_B [3:0] I, Transmit Data MH B. (4 pins) TTL Synchronous to the TXCLK's rising edge. For each TXCLK period in which TXEN is asserted, TXD3-0 are also driven by the MAC. While TXEN is de ⁇ asserted, the value of TXD3-0 is ignored. TXD3 is the Most Significant Bit.
- TXER B I Transmit Error MH B.
- TTL Synchronous to the TXCLK's rising edge.
- TXER When TXER is asserted for one or more TXCLK period while TXEN is also asserted, one or more "HALT" symbols will present at TXD3-0.
- RXDV B O Receive Data Valid MH B.
- CMOS Synchronous to TXCLK's rising edge. This signal remains asserted through the whole frame, starting with the start-of-frame delimiter and excluding any end-of-frame delimiter. High-impedance after reset.
- CRS B O Carrier Sense MH B.
- TX CMOS Mode synchronous to RXCLK. This pin is asserted when (1) the receiving medium is not idle, or (2) the transmitting medium is not idle in the half-duplex mode. High- impedance after reset.
- TXEN C I Transmit Enable MH C.
- TTL Synchronous to the TXCLK's rising edge. It is asserted by the MAC with the first nibble ofthe preamble and remains asserted while all nibbles to be transmitted are presented.
- TXD_C [3:0] I, Transmit Data MH C. (4 pins) TTL Synchronous to the TXCLK's rising edge. For each TXCLK period in which TXEN is asserted, TXD3-0 are also driving by the MAC. When TXEN is de-asserted, the value of TXD3-0 is ignored. TXD3 is the Most Significant Bit.
- TXER C I Transmit Error MH C.
- TTL Synchronous to the TXCLK's rising edge.
- TXER is asserted for one or more TXCLK period while TXEN is also asserted, one or more "HALT" symbols will present at TXD3-0.
- RXDV C O Receive Data Valid MH C.
- CMOS Synchronous to RXCLK's rising edge. This signal remains asserted through the whole frame, starting with the start-of-frame delimiter and excluding any end-of-frame delimiter. High-impedance after reset.
- RXER O Receive Error. Synchronous to CMOS RXCLK's rising edge. While RXDV is asserted, i.e. a frame is being received, this signal is asserted if any coding error is detected. High impedance after reset.
- RXCLK O Receive Clock MH. 25 MHZ CMOS continuous clock that provides the timing reference for the transfer of the RXDV, RXD and RXER signals. High-impedance after reset.
- RXD [3:0] O Receive Data MH. (4 pins) CMOS Synchronous to RXCLK's rising edge. For each RXCLK period in which RXDV is asserted on a given Mil, RXD3-0 should be latched by the corresponding MAC. While RXDV is de ⁇ asserted, RXD3-0 are the nibbles, 5B/4B decoded from RDAT4-0. RXD[3] is the Most Significant Bit. High-impedance after reset. COL O, Collision MH. This signal is CMOS asserted if both the receiving media and TXEN are active or if a forced jam is occurring. High-impedance after reset.
- MDC I Management Data Clock.
- the TTL timing reference for MDIO The minimum high and low times are 200 ns each. No limitation on the maximum high and low time.
- MDIO I/O Management Datalnput/Output TTL A bi-directional signal. After reset, this pin is in high-impedance state. The selection of input/output direction is based on IEEE 802.3u management functions. High- impedance after reset.
- CMOS per port P (0-7) activity of each port synchronous to 50 MHZ clock. It also serves as data framing signal for the packet on ED ATA.
- ACT_P leads EDAT's ⁇ /KJ pattern by more than 80 ns and de-asserted 40 ns after the /T/R or the last byte of jam patterns.
- JAMO O Jam Out. Active high.
- ANYACT O Any Activity. Active high.
- EDAT[4:0] I/O Expansion data.
- 5 pins Bi ⁇ TTL directional 5-wide data.
- ED AT is an input. It becomes an output as soon as EDA TEN is asserted low.
- An external arbiter coordinates multiple devices on ED AT, and determine which XRC drives the bus.
- JAMI Force Jam Input Active high. Asserted by an extemal arbiter, and XRC will generate JAM pattems to all its ports.
- EXTCRS External Carrier Sense Active high. Asserted by an extemal arbiter indicating activity from other XRC's at the expansion port.
- EDATEN I Expansion Data Enable. Active TLL low. Asserted by an extemal arbiter. XRC will drive data into EDAT.
- LINKGD O Link Good. Active high. Each CMOS port's link integrity status will be displayed at the rising edge REGCK in round-robin fashion starting at Port 0 after STATINI is asserted high.
- EBOUFLO O Elastic Buffer Over/Underflow.
- CMOS Active high Each port's elastic buffer status will be displayed at the rising edge REGCK in round- robin fashion starting at Port 0 after STATINI is asserted high.
- CMOS port's partition status will be displayed at the rising edge REGCK in round-robin fashion starting at Port 0 after STATINI is asserted high.
- CMOS Enable/Disable status will be displayed at the rising edge REGCK in round-robin fashion starting at Port 0 after REGLTCH is asserted high. " 1 " :Disable, "0":enable.
- each port's enable status will be displayed at the rising edge REGCK in round-robin fashion starting at Port 0 after REGLTCH is asserted high. If R-W is low, 8- bit data can be written into the XRC at the rising edge of REGCK in round-robin fashion starting at Port 0 after REGLTCH is asserted high.
- each port's enable status will be displayed at the rising edge REGCK in round-robin fashion starting at Port 0 after REGLTCH is asserted high. If R-W is low, 8- bit data can be written into the XRC at the rising edge of REGCK in round-robin fashion starting at Port 0 after REGLTCH is asserted high.
- the Carrier Integrity Monitor state machine can be disabled by writing l's into this pin.
- each port's enable status will be displayed at the rising edge REGCK in round-robin fashion starting at Port 0 after REGLTCH is asserted high. If R-W is low, 8- bit data can be written into the XRC at the rising edge of REGCK in round-robin fashion starting at Port 0 after REGLTCH is asserted high.
- the partition state machine can be disabled by writing l's into this pin.
- R-W I Read or Write. High indicates TTL ' Read' Mode; register is being read out. Both REGLTCH and REGCK are outputs. Low indicates ' Write' mode; control registers are being written and both REGLTCH and REGCK are inputs.
- REGLTCH I/O Register Latch. An output if R-W is high; an input if R-W is low.
- REGCK LINK, EBOUFLO, PART, JAB, ISO display Port 0 status, at the rising edge of next REGCK, Port 1 status is displayed, etc. After Port 7 status is displayed, REGLTCH is asserted at the rising edge of next REGCK.
- REGCK I/O Register Clock. An output if R-W is high; an input if R-W is low.
- a clock used as reference to display various status of each port or to latch control information inside XRC. The clock's frequency should be below 40 M Hz.
- ACTLED P O Activity LED. (8 pins) These CMOS pins signal per port activity by providing a minimum 80 ms ON time (low) and 20 ms OFF time (high) for activities on each port. Extemal buffers are needed to drive LED's. COLLED O, Collision LED. This pin is CMOS capable of driving LED directly to displav Activity Status. For better visibility, the ON tim enad OFF time cf LED's is at least 80 ms and 20 ms respectively.
- PHYADDR [4:0] I PHYADDR. (5 pins) Each XRC has one 5-bit PHY address as defined in Mil. PHY4 is the MSB. In one design, these five pins are eliminated, and the function of supplying the PHY address is done using the ACT_P pins for ports 0 to 4. At power on reset, the PHY address is latched from the ACT_P pins, in this case.
- ScramCtrl Scrambler Control If high, the scrambier/descrambler of each port is individually controlled by Mil register 17. If low, the scrambler/descramble is bypassed in all the ports.
- RESET I Reset. Active low. This signal is TTL an output from the system to reset all the logic on the chip.
- the basic operation of multiport repeater is controlled by the core state machine 103 which routes data flow among the plurality of ports 106-0 through 106-7, the expansion port 111, and the three media independent interfaces 109-A through 109-C.
- the core state machine primarily decides the "copy", "quiet”, and "collision” state for each port, the expansion port, and the media independent interface.
- There are three major states within the core state machine including one state indicating that there is no activity, another state indicating that one and only one port is receiving data, and another state indicating that more than one port have activity at the same time. According to these three status indications, and which port is receiving, or which ports collide, the repeater core state machine executes the standard repeater functions.
- the core state machine also generates bus switch control signals and FIFO and buffer data enable signals to enable the data output paths for the ports on the device.
- the state machine is also utilized to build up clock trees for the TCLK and the LSCLK to manage fanout of these signals.
- the basic process core state machine executes the following rules:
- a jam pattem is repeated to each port, including the receiving port.
- the jam pattem is not specified in the standard.
- a jam pattem can be used such as 4-3 where 4 corresponds to 01010 and 3 corresponds to 10101.
- the core state machine generates four categories of signals:
- the copy signals (copy 0...7, copyep, copyma, copymb, copymc), one for each ofthe ports, the expansion port, and the three media independent interfaces, which inform the data handlers for the respective ports, to repeat the data from the FIFO buffer to the TDAT outputs.
- the quiet signals (quiet 0...7, quietep, quietma, quietmb, quietmc), again one for each ofthe ports, the expansion port, and the media independent ports, which informs the data handlers to send idle signals to the TDAT outputs.
- Collision signal (comcol) to inform the data handler to send the jam signals on the TDAT outputs.
- the FIFO and buffer data enable signals (foen 0...7, boenep, boenma, boenmb, boenmc), for the FIFOs in the ports, and the buffers for the expansion port and the Mil interfaces, to enable the data output paths.
- Fig. 3 shows the basic structure ofthe core state machine.
- State machine enters a START state 150 in response to a reset signal on the input ofthe chip as indicated at line 151. After a time-out, the state machine transitions to the IDLE state 151.
- the state machine transitions on line 155 back to the IDLE state 151. If in the IDLE state 151, a collision is detected, then the state machine transitions on line 156 to the JAM state 157.
- the state machine transitions on line 158 back to the IDLE state. If in the TXn QUIET state 154, activity is detected on more than one incoming port, then a collision is detected, and the state machine transitions on line 159 to the JAM state 157.
- the state machine transitions on line 160 to the quiet TXn QUIET state 154. This causes the data on the one port to be repeated to the end ofthe packet even though the first part ofthe packet was masked by a jam signal.
- All the receive functions run on the 25 megaHertz receive clocks. Therefore all the control signals such as the force jam signal and the isolate and carrier presence signal are synchronous with the receive clock.
- the core functions need a 50 megaHertz clock to reduce the latency.
- the activity from the receive state machine is sampled by the 50 megaHertz clock which is also used by the repeater core state machine.
- the elastic buffer depth is dependent on the difference between the receive clock and the transmit clock. By definition they should not differ by more than 100 parts per million.
- the packet length is 1500 bytes. Thus, a four level elastic buffer in the receive port function should be sufficient.
- the repeater core internal data paths are five bits wide. There are eight physical input ports, three Mil input ports, and one expansion input port. The four bit data on the three Mil ports is translated to five bit data before transferring on the internal data paths. Correspondingly there are eight physical output ports, three M output ports, and one expansion output port.
- a physical bus switch consists of multiple buses and multiplexers which multiplex and demultiplex the different data paths. For example, if only port five has activity, data from port five will be driven to port 0 through 4 and 6 to 7 outputs, the Mil ports A, B, and C output, and the expansion port output. An idle pattem (“11111”) is driven to port five output. This is a basic repeating function according to the standard. If more than one port have activity, then a collision is indicated. In such case, the jam pattems are sent tc all ports until the collision stops. If there is no activity at all, the idle signal is sent to all ports.
- the Mil ports which receive input data to the repeater have corresponding enable signals TXEN-A, TXEN-B, and TXEN-C. These three signals are OR'd together and treated as one activi t y by the repeater core state machine.
- the Mil activity is different from activity coming from the physical ports in the following two areas. (1) the transmit enable signals are synchronized with the TXCLK already. (2) these inputs are not qualified by the carrier integrity monitor.
- the transmit data received by the multiport repeater from the Mil interface is also synchronized with the transmit clock, so no elastic buffer is needed on this interface.
- the three data transmit data inputs are multiplexed into one four bit data path at the input ofa four bit/five bit encoder, in which the multiplexer is controlled by the transmit enable signals. If more than one transmit enable is asserted, a collision occurred and the jam signal is asserted to all ports.
- the three Mil ports share several pins, particularly on the output side. Thus, all three Mil ports share the receive data bus RXD3:0, receive clock
- Each Mil port has an individual CRS and RXDV signals. Assuming Mil is transmitting, the RXDV-A signal will not be asserted because of loop back data from the repeater.
- the CRS signal will be the loop back ofthe transmit enable signal.
- the data path loop back is from the transmit data to the four bit/five bit encoder to the repeater core, through a five bit/four bit encoder, to the receive data bus RXD [3:0].
- the receive clock on the media independent interface is actually a copy ofthe transmit clock, whether the packets come from the physical ports, the Mil ports, or the expansion port.
- a carrier integrity monitor state machine As specified by the 100BASE-T standard, is executed.
- the state machine causes a jam sequence to be transmitted to all the ports in the multiport repeater if a degraded signal is received at any one port.
- this information about degraded signals needs to be propagated to the cascaded repeaters. Therefore, the expansion port communicates not only collision detection but degraded signal detection across the expansion port to the neighboring devices.
- the two pins JAMI and JAMO are used to provide this function. If the multiport repeater senses a collision among its eight ports, or any of its ports has received a degraded signal, then the JAMO signal is asserted.
- the JAMI signal is asserted by another multiport repeater or extemal arbitration logic if a jam sequence is being transmitted by other multiport repeaters.
- the jam sequence from other multiport repeaters could be the result of a collision or the detection of degraded signals.
- Fig. 4 is a functional diagram ofthe PORTX block 106, which provides media dependent circuits for each ofthe physical layer ports on the device.
- Fig. 4 illustrates the received data on line 200 and the transmit data on line 201.
- Control signals (copyx/quietx/comcol foenx/onlytxx/mempx) from the core state machine are received on lines 202 in a data handler block 203.
- Port data is supplied through the data handler block 203 on line 204 to the bus switch 102, and data from the bus switch 102 is supplied on line 205 to the data handler 203.
- Outgoing data from the data handler 203 is supplied on line 206 to scramble logic 207. From the scramble logic 207, the data is output on line 201.
- Incoming data from the receive data path 200 is supplied through the descrambler logic 208 across line 209 to a FIFO (eight nibbles deep) and FIFO state machine block 210. This block supplies FIFO data on lines 211 to the data handler block 203, which transfers the data up to the bus switch on lines 204.
- the data handler supplies control signals on line 212 to the FIFOs and FIFO state machine 210.
- the FIFO state machine supplies control signals on line 213 to an elastic buffer over and under flow detector 215.
- each port has standard logic functions 225 including a jammer detector 226, a link detector 227, an isolation detector 228, and a partition detector 229. These blocks perform the standard functions specified according to the 802.3u standard. These blocks supply activity control signals on line 230 to the descrambler circuitry and receive activity report signals on line 231 from the descrambler circuitry 208. In addition, status signals are supplied to the media independent interface management logic 112 on line 235. Also as show in Fig. 4 is the scrambier/descrambler enable signal on line
- the PORTX block includes an activity LED controller 237 for the port, which supplies the ACTLED output signal on line 238.
- the PORTX block in Fig. 4 performs packet reception, packet transmission, collision detection, and jam generation, and provides link up, isolation, jammer and partition detectors. In addition, different /J/K/ format handling is provided within each port.
- the packet reception process operates as follows. If the descrambler 208 and scrambler 207 are enabled, while receive data is idle, the logic in the descrambler will try to synchronize the scrambler's random number. When the descrambler's random number generator is synchronous to the scrambler's and the sequence is locked, incoming data on RDAT line 200 will be descrambled by the descrambler and the descrambled data will be fed into the FIFO 210 directly.
- the descrambler Whenever there is activity on RDAT, the descrambler tries to trace consecutive two 0 bits. If this condition is true, then the descrambler will send a carrier on flag (carryx) on line 240 to the core state machine 100, and data handling state machine 203 and the FIFO state machine 210.
- the FIFO state machine 210 will remember the current FIFO write pointer and make the FIFO read pointer one bit ahead ofthe write pointer, e.g. if the write pointer equals 00010000, the read pointer will be shifted to 00100000. Also if the write pointer is equal to 10000000, then the read pointer will be shifted to 00000001.
- the read pointer will not proceed until the port "pointer move enable" signal on line 212 from the data handling state machine is active.
- the descrambler will keep monitoring incoming data on receive data until it recognizes the /J/K/ sequence is available for this incoming packet or not. In either case, if /J/ or f ⁇ J is lost on the receive data, then the error signal (prxerrx) will be set by the descrambler and this status sent to the core state machine and data handling state machine simultaneously on line 240. In addition, the repeater will generate the jam pattem.
- the data handling state machine will select the data path ofthe FIFO and send the data on line 204 onto the internal bus for transmission processing. Meanwhile the pointer move enable signal on line 212 will be sent to the FIFO state machine 210 to release the lock on the FIFO read pointer for the next enable data processing.
- an eight level FIFO is utilized having six bits per level. Five levels are used to store the five bit data, and the rest to store status. If the carrier is off as indicated by a signal (carryx) on line 240, then the status bit will be on. The status bit is forwarded to the core state machine to inform the core state machine that all data in the FIFO is cleaned up and allow the core state machine to retum to the idle state.
- incoming data is fed to the FIFO directly, passing by the descrambler's function.
- the descrambler will monitor for the /J/K/ sequence of incoming packet no matter whether the scrambler is enabled or not.
- the elastic buffer and overflow detector 215 sets an under/overflow flag in the case that the FIFO read pointer and the FIFO write pointer have the same value. This flag is sent to the STATPIN output pin. It is also sent to the media independent interface management block and stored in an internal register there.
- the packet transmission process involves obtaining data from the DTOUT bus 205 from the receiving port.
- the data handling state machine will generate a port output select signal according to the command received from the core state machine on line 202 and make data ready on the transmit data before scrambler bus 206.
- Data on bus 206 is sent to the scrambler block for further transmit processing. If the scrambler 207 is enabled, then the data on the bus 206 is added with a random number generated in the descrambler 208 before it is sent on the output bus 201. If the scrambler is disabled, then the data on bus 206 is transmitted directly to the output bus 201. When successfully sent, this status (dtsndx) is reported on line 241 to the core state machine 100.
- the collision detection and forcing the jam signal function is also incorporated in each port as shown in Fig. 4.
- the multiport repeater generates a jam pattem in two conditions. The first is a collision detected, that is two or more ports receive data at the same time, and the second is a forced jam.
- a collision occurs when two or more ports are receiving data, no matter whether the two ports receiving data have a successful start of stream delimiter /J/K/ detection or not.
- a forced jam is generated when an incoming packet on a port lacks either the /J/ or the f ⁇ J pattem, or both. If eiiher of these two conditions occurs, the data handling state machine 203 sets a control signal (ojkenx) on line 242 to force the jam pattem.
- the link, isolation, jabber and partition detectors in block 225 command these standard functions specified in the IEEE standard 802.3u. These blocks are used to qualify the carrier detect function performed by the descrambler circuitry 208.
- a preferred embodiment ofthe present invention allows the data handler 203 to detect shifted versions ofthe /J/K/ pattem. If any ofthe shifted version, for which the data handler is set up, is received, then the packet is processed as if properly received. Thus, no forced jam function is generated in these conditions.
- Fig. 5 is a functional block diagram ofthe expansion port used in the system of Fig. 2.
- the expansion port includes an expansion port receive block 300, a transmit path data selection block 301, and a buffer and data handler state machine 302 for the expansion port.
- the expansion port receive block is similar to the descrambler 208 in the physical media dependent ports as shown in Fig. 4. However, there is no descrambler. Incoming data from the ED AT bus 303 is supplied to the expansion port receive block. This data is latched on the rising edge ofthe transmit clock TCLK. Latched data is sent to the buffers and data handler state machine 302 on line 304.
- the expansion port data handler and buffers 302 are similar to the data handler state machine 203 in the physical media dependent ports. There are three levels of buffers located in this module, in addition to the state machine.
- This module also provides the output data path EDATO on line 305.
- Data from the internal bus switch is received at the data handler state machine 302 on line 306.
- Data is supplied out to the internal bus switch on line 307 from the data handler state machine 302 with /J/K/ delimiter signal (ojkenep) on line 315.
- the data handler state machine 302 generates the control signal on line 308 which controls the output data path selected by the path select logic 301.
- This block 301 operates under control ofthe core state machine signals (copyep/quietep/ comcol/cboenep/onlyep/memep) as indicated by line 310.
- the expansion port receive block supplies receive error and carrier status information to the core state machine on line 311 on lines 317 (edtxnd) and 318 (eprxerr/sca ⁇ y).
- Fig. 6 illustrates the structure ofthe media independent interface for each ofthe three Mils 109-A through 109-C of Fig. 2.
- Each ofthe three Mils includes a media independent transfer block 350, a buffer and data handler state machine block 351.
- the media independent transmit block 350 receives the transmit data TXD on line 352, the transmit error TXER and the transmit enable TXEN on line 353.
- These functional blocks are similar to those in the physical ports, except that the transmit data incoming on line 352 is four bits instead of five bits.
- the media independent interface port block 350 as shown in Fig. 6, incoming data on the TXD four bit bus is latched on the rising edge ofthe
- the interface block 350 supplies five bit data out on line 355 to the buffer and data handler state machine 351.
- the buffer and data handler state machine 351 is similar to that in the expansion port, except that it does not provide an output data path. Instead, this data handler state machine 351 only outputs the control signal POSEL on line 357 according to control signals (copymc/quietmc/comcol cboeumc/onlymc) from the control state machine on line 358, and supplies that control signal to the alignment functional block 360.
- carrier status signals are supplied on lines 366 (mcalive) and 367 (mcdtsnd) to the core state machine 100, indicating activity and successful sending of data, respectively.
- Data from the buffers and data handler state machine 351 is supplied on the PDTOUT signal line 359 to the bus switch 102 along with the /J/K/ control signals (ojkenmc) for alignment of data on line 365.
- the alignment block 360 receives data from the bus switch 102 in 5 bit format on line 361. Reception and transmission in the same port is mutually exclusive, except in the collision state. Data ready to be sent out is available in the five bit data out bus 361, latched by the 25 megaHertz clock in the alignment block 360. Because the incoming five bit data may not be well aligned, the alignment block aligns the five bit data before five bit to four bit translation proceeds for supplying out on the media independent interfaces shared output bus RXD [3:0]. The alignment block 360 also translates the well aligned five bit data into the preamble format for the four bit data. The four bit data is then transmitted on the receive data output which is shared by all the media independent interfaces on the falling edge of the 25 megaHertz clock. The alignment block 360 also generates the valid receive signals
- RXDVA, RXDVB, and RXDVC for each ofthe three Mil interfaces.
- Another function ofthe data handler state machine 351 in the media independent interface ports 350 is to ensure that all the carriers are available on the physical ports before transmitting data out.
- the data handler state machine counts for nibbles of input data being loaded into the buffer before checking to ensure that all the ports have carrier available.
- the five bit to four bit translation is executed.
- a signal such as TXENA is high
- data on the incoming bus TXDA is translated from four bit code to five bit code first.
- the preamble is translated to the IV and /BC/ format in the five bit code.
- This data is then fed into the buffer, such as across bus 355.
- the receive data bus RXD3-0 and the receive data valid signals RXDVA through RXDVC are asserted only when there is a copy signal for each ofthe three media independent interfaces 109-A, 109-B, and 109- C.
- th ⁇ POSELMA through POSELMC signals are all asserted, the data valid signals are generated and data is ready to be transmitted on the RXD bus.
- the alignment block will translate the /J/K/ and the preamble ofthe normal five bit packet. Also, the alignment block removes the /T/R/ segment at the end ofthe normal five bit packet. Thus, it is not transmitted out the RXD port. In the case ofa five bit packet which comes without the /T/R/ segment at the end ofthe packet, then a "premature ending packet" is detected. If a premature ending packet is detected, then the receive error signal RXER is asserted by the alignment block. The RXER signal is also asserted whenever any of TXERA, TXERB, or TXERC are asserted. A third possibility for assertion of the RXER signal by the alignment block is when an invalid code is detected by the alignment block.
- Fig. 7 illustrates the management port and internal registers in the media independent management block 108 of Fig. 2.
- This block includes the Mil read/write state machine 400 specified according to the 802.3u standard. It also includes the basic and extended register file 401 (including the registers which are specified below). In response to the standard protocol, control signals are supplied on line 402 for reading and writing the basic and extended registers
- the physical address for the repeater is supplied from the register set 401 across line 403 to the state machine 400.
- the basic and extended registers 401 store all the status specified in the industry standard. According to the present invention there are two ways to access this block. The first one is read/write control signal from the media independent interface as specified according to the standard using the MDC and MDIO signals on lines 404 and 405 and the R-W signal on line 410. The other way is using the read and write signals from the register access pins REGCLK and REGLCH on line 406 and 407 respectively ana the other register access pins shown in the figure and specified above. A reset signal on line 408 and port activity signals on lines 409 are generated at the physical ports and in the control state machine for maintaining status registers in the register set 401.
- All the registers can be accessed through Mil's MDC and MDIO.
- the multiport repeater connects to multiple PHY devices, they are all configured identically with respect to the basic registers ofthe 802.3u standard. Each repeater has only one PHY address as defined by PHY ADDR[4-0] pins. If multiple repeaters are on the same MDIO bus, each of them should have different PHY address. Other PHY devices (e.g. ⁇ 4 transceivers) are also allowed to be managed with the same management interface as long as PHY address of each device is distinct.
- the "Port Control" register defined below can be characterized as a media type register. It specifies whether interface should provide 100BASE-FX or 100BASE-TX services.
- Register 17 (Scrambler Enable and Port Enable), Register 18 (Link Status, Partition Status), Register 19 (Elastic Buffer Status and Jabber Status), Register 20
- Register 21 (Isolation Status), Register 21 (Isolation Disable and Partition Disable) can also be read through SCRAMEN, PORTEN, LINKGD, PART, EBOUFLO, JAB, ISO, and PARDIS pins respectively. Register 17 and Register 21 can also be written through SCRAMEN, PORTEN, ISODIS and PARDIS, respectively.
- the exception is register 16 (Port reset register) which can only be accessed through MDC and MDIO.
- the register access pins facilitate a simple read/write protocol suitable for hardware-only configuration and status display design.
- the following table specifies the extended registers according to one embodiment ofthe present invention. In the tables, "R/W” means read/write and "RO" means read only.
- ResetP7 1 reset Port 7 logic
- R/W 0 not reset Port 7 logic. Retums '0' when read after asserting RESET pin
- ResetP5 1 reset Port 5 logic R/W
- ResetPO 1 reset Port 0 logic R/W
- Port 7, 0 Link_status not OK at Port 7.
- Port 6,0 Link_status not OK at Port 6.
- Port 1, 0 Link_status not OK at Port 1.
- EBOUFLP5 1 Elastic Buffer Over/ RO Underflow at Port 5
- 0 No Elastic Buffer Over/Underflow at Port 5.
- EBOUFLP4 1 Elastic Buffer Over/ RO Underflow at Port 4
- 0 No Elastic Buffer Over/Underflow at Port 4.
- EBOUFLP3 1 Elastic Buffer Over/ RO Underflow at Port 3
- 0 No Elastic Buffer Over/Underflow at Port 3.
- EBOUFLP0 1 Elastic Buffer Over/ RO Underflow at Port 0
- 0 No Elastic Buffer Over Underflow at Port 0.
- JABP5 1 Receive Jabber Active RO at Port 5
- 0 Receive Jabber is not Active at Port 5.
- PARDISP1 1 Port Partition function R/W is disabled at Port 1 ,
- registers 23 and 24 in the register set are utilized as buffers to temporarily store data from the outside world before the data is written into the internal registers.
- the input data is to be ready on the rising edge ofthe REGCK, and all the input data is written into the buffer on the rising edge of that clock.
- Logic in the register file 401 writes the data from the buffer to the internal registers 17 and 21 at the rising edge of REGLCHI.
- data path selection is included because registers 17 and 21 can be accessed through the two different paths. Priority is assigned to the register access pins over the MDIO path. Whenever R/W signal is low, the function ofthe media independent interface will be disabled to prevent a conflict in condition.
- Combinational logic is also included in the register file 401 to perform these scrambier/descrambler enable function discussed above, generation ofthe read/write enable signals for the registers, and an address decoder.
- the operation of a media independent interface MDIO and MDC path is specified in the standard in detail.
- Fig. 8 provides the functional block diagram ofthe register access logic.
- a control logic and data path block 600 is coupled with a status output select pointer block 601.
- the select pointer block 601 is implemented as a ring counter which provides enable signals to select a proper data path for access to the registers. When the read/write signal on line 602 is low, the ring counter is disabled.
- the control logic and data path block 600 generates reset and clock signals for the status output select pointer logic 601. Meanwhile, it provides data paths for proper output data to the register access pins 603 through 607 (described above).
- the control logic and data path block 600 receives status data on lines 608 from the register block shown in Fig 6.
- Enable signals (one for each bit ofthe 16 bit registers) generated by the status output select pointer block 601 are supplied on line 611 to the control logic and data path block 600. Also, the control logic generates reset and clock signals on line 610 to the status output select pointer logic 601.
- the expansion port according to one embodiment ofthe present invention requires some extemal arbiter logic. This arbiter logic is illustrated in
- FIG. 9 Thus, as shown in Fig. 9, there is a first multiport repeater 800 and a second multiport repeater 801.
- a programmable array logic device 802 is used to implement the arbitration logic.
- the inputs the to programmable array logic device 802 include the ANYACT1 signal on line 803, the JAMO output signal on line 804 from the multiport repeater 800, ANYACT2 on line 805 and the JAMO signal on line 806 from the multiport repeater 801.
- the logic device generates the JAMI input signal on line 807, the EDATEN signals on line 808 for the repeater 800 and on line 809 for repeater 801, and the extemal carrier sense signals EXTCRS on line 810 for repeater 800 and on line 811 for repeater 801.
- the data path between the two repeaters is supplied across the ED AT bus on 812.
- the bus 812 is five bit wide data path which is not aligned on the symbol boundary.
- the ANY ACT 1 signal on line 803 or 805 is generated. If the repeater is transmitting a jam signal on any ofthe ports or media independent interfaces, then the JAMO signal is asserted on lines 804 or 806. During the assertion of the JAMO signal, the bus 812 is tristated. The multiport repeater sends the JAMI sequence to all the ports in response to the jam input signal on line 807 from the arbiter logic 802. As soon as the JAMI signal is turned off by the arbiter logic 802, the multiport repeater stops jamming. The extemal carrier sense signals on lines 810 and 811 indicate a presence of activity on the next multiport repeater in the sequence. All the control signals and ⁇ ata in the arbiter logic 802 are synchronized with the 50 megaHertz clock.
- the PAL equations (with reference to signal names shown in the figure) are as follows:
- EXTCRS 1 ANYACT2
- EXTCRS2 ANYACT1
- a highly flexible and useful multiport repeater device suitable to be implemented on a single integrated circuit.
- This circuit provides a plurality of physical ports, combined with one or more media independent interfaces
- an expansion port is provided for the chip. This allows very flexible architectures for network systems, particularly those networks that operate according to the 100BASE-T standard with 100 megabit CSMA/CD type protocols.
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Power Engineering (AREA)
- Small-Scale Networks (AREA)
- Information Transfer Systems (AREA)
Abstract
Description
Claims
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US08/503,648 US5754540A (en) | 1995-07-18 | 1995-07-18 | Expandable integrated circuit multiport repeater controller with multiple media independent interfaces and mixed media connections |
US503648 | 1995-07-18 | ||
PCT/US1996/011785 WO1997004547A1 (en) | 1995-07-18 | 1996-07-17 | Expandable integrated circuit multiport repeater controller with multiple media independent interfaces and mixed media connections |
Publications (3)
Publication Number | Publication Date |
---|---|
EP0861536A1 true EP0861536A1 (en) | 1998-09-02 |
EP0861536A4 EP0861536A4 (en) | 2002-10-16 |
EP0861536B1 EP0861536B1 (en) | 2006-09-13 |
Family
ID=24002939
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
EP96925332A Expired - Lifetime EP0861536B1 (en) | 1995-07-18 | 1996-07-17 | Integrated circuit repeater |
Country Status (5)
Country | Link |
---|---|
US (1) | US5754540A (en) |
EP (1) | EP0861536B1 (en) |
JP (1) | JP3485932B2 (en) |
DE (1) | DE69636547T2 (en) |
WO (1) | WO1997004547A1 (en) |
Families Citing this family (101)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6108726A (en) * | 1996-09-13 | 2000-08-22 | Advanced Micro Devices. Inc. | Reducing the pin count within a switching element through the use of a multiplexer |
US5978853A (en) * | 1996-09-16 | 1999-11-02 | Advanced Micro Devices, Inc. | Address administration for 100BASE-T PHY devices |
US6704296B1 (en) * | 1996-09-16 | 2004-03-09 | Advanced Micro Devices, Inc. | Optimized MII for 802.3u (100 BASE-T) fast ethernet PHYs |
FR2753589B1 (en) * | 1996-09-17 | 1998-10-09 | Alcatel Espace | RELAYS FOR RADIOCOMMUNICATION SYSTEM |
US5898678A (en) * | 1996-09-25 | 1999-04-27 | Seeq Technology, Inc. | Method and apparatus for using synthetic preamable signals to awaken repeater |
US5946462A (en) * | 1996-10-08 | 1999-08-31 | Advanced Micro Devices, Inc. | Station management circuit |
US6034963A (en) * | 1996-10-31 | 2000-03-07 | Iready Corporation | Multiple network protocol encoder/decoder and data processor |
USRE39501E1 (en) * | 1996-10-31 | 2007-03-06 | Nvidia Corporation | Multiple network protocol encoder/decoder and data processor |
US5974122A (en) | 1997-01-27 | 1999-10-26 | Ameritech Corporation | Method and telecommunication system for transmitting a facsimile message |
US6167054A (en) * | 1997-02-14 | 2000-12-26 | Advanced Micro Devices, Inc. | Method and apparatus providing programmable thresholds for full-duplex flow control in a network switch |
AU2229597A (en) * | 1997-02-21 | 1998-09-09 | Telefonaktiebolaget Lm Ericsson (Publ) | Model for the layer 1 iso-osi protocol intended to handle a set of common hardware resources |
US6154464A (en) * | 1997-05-09 | 2000-11-28 | Level One Communications, Inc. | Physical layer device having a media independent interface for connecting to either media access control entitices or other physical layer devices |
US6094435A (en) | 1997-06-30 | 2000-07-25 | Sun Microsystems, Inc. | System and method for a quality of service in a multi-layer network element |
US6016310A (en) | 1997-06-30 | 2000-01-18 | Sun Microsystems, Inc. | Trunking support in a high performance network device |
US6052738A (en) * | 1997-06-30 | 2000-04-18 | Sun Microsystems, Inc. | Method and apparatus in a packet routing switch for controlling access at different data rates to a shared memory |
US6044087A (en) * | 1997-06-30 | 2000-03-28 | Sun Microsystems, Inc. | Interface for a highly integrated ethernet network element |
US6044418A (en) | 1997-06-30 | 2000-03-28 | Sun Microsystems, Inc. | Method and apparatus for dynamically resizing queues utilizing programmable partition pointers |
US6088356A (en) | 1997-06-30 | 2000-07-11 | Sun Microsystems, Inc. | System and method for a multi-layer network element |
US6014380A (en) * | 1997-06-30 | 2000-01-11 | Sun Microsystems, Inc. | Mechanism for packet field replacement in a multi-layer distributed network element |
US6119196A (en) | 1997-06-30 | 2000-09-12 | Sun Microsystems, Inc. | System having multiple arbitrating levels for arbitrating access to a shared memory by network ports operating at different data rates |
US5938736A (en) * | 1997-06-30 | 1999-08-17 | Sun Microsystems, Inc. | Search engine architecture for a high performance multi-layer switch element |
US6081512A (en) | 1997-06-30 | 2000-06-27 | Sun Microsystems, Inc. | Spanning tree support in a high performance network device |
US5920566A (en) * | 1997-06-30 | 1999-07-06 | Sun Microsystems, Inc. | Routing in a multi-layer distributed network element |
US6128666A (en) * | 1997-06-30 | 2000-10-03 | Sun Microsystems, Inc. | Distributed VLAN mechanism for packet field replacement in a multi-layered switched network element using a control field/signal for indicating modification of a packet with a database search engine |
US6118760A (en) * | 1997-06-30 | 2000-09-12 | Sun Microsystems, Inc. | Management of entries in a network element forwarding memory |
US6246680B1 (en) | 1997-06-30 | 2001-06-12 | Sun Microsystems, Inc. | Highly integrated multi-layer switch element architecture |
US6049528A (en) | 1997-06-30 | 2000-04-11 | Sun Microsystems, Inc. | Trunking ethernet-compatible networks |
US6081522A (en) | 1997-06-30 | 2000-06-27 | Sun Microsystems, Inc. | System and method for a multi-layer network element |
US5991303A (en) | 1997-07-28 | 1999-11-23 | Conexant Systems, Inc. | Multi-rate switching physical device for a mixed communication rate ethernet repeater |
US5949818A (en) * | 1997-08-27 | 1999-09-07 | Winbond Electronics Corp. | Expandable ethernet network repeater unit |
GB9719316D0 (en) * | 1997-09-12 | 1997-11-12 | Power X Limited | Priority selection means for data transmission apparatus |
US6243411B1 (en) * | 1997-10-08 | 2001-06-05 | Winbond Electronics Corp. | Infinitely expandable Ethernet network repeater unit |
US6222852B1 (en) | 1997-10-10 | 2001-04-24 | Nortel Networks Limited | Method and apparatus for transmitting dual speed ethernet information (10BASE-T and 100BASE-TX) across a physical layer device service interface |
US6141352A (en) * | 1997-10-10 | 2000-10-31 | Nortel Networks Limited | Method and apparatus for transmitting 10BASE-T signals across a 100BASE-X physical layer device service interface |
US6055267A (en) * | 1997-10-17 | 2000-04-25 | Winbond Electronics Corp. | Expandable ethernet network repeater unit |
US6097738A (en) * | 1997-11-10 | 2000-08-01 | Cypress Semiconductor Corp. | Multi-speed retainer |
US6222854B1 (en) * | 1998-03-19 | 2001-04-24 | Hewlett-Packard Company | Link monitor state machine |
US6430695B1 (en) * | 1998-04-17 | 2002-08-06 | Advanced Micro Devices, Inc. | Network transceiver having circuitry for referencing transmit data to a selected input clock |
US6483849B1 (en) * | 1998-04-17 | 2002-11-19 | Advanced Micro Devices, Inc. | Network transceiver having a LED interface operable in parallel and serial modes |
US6618392B1 (en) * | 1998-04-17 | 2003-09-09 | Advanced Micro Devices, Inc. | Network transceiver using signal detect input to control modes of operation |
US6556589B2 (en) * | 1998-04-17 | 2003-04-29 | Advanced Micro Devices, Inc. | Network transceiver for steering network data to selected paths based on determined link speeds |
US6269104B1 (en) * | 1998-04-21 | 2001-07-31 | Hewlett- Packard Company | Link control state machine for controlling a media access controller, a serial physical layer device and a media independent interface physical layer device |
US5953345A (en) | 1998-06-02 | 1999-09-14 | Cisco Technology, Inc. | Reduced pin-count 10Base-T MAC to transceiver interface |
US6385208B1 (en) * | 1998-06-02 | 2002-05-07 | Cisco Technology, Inc. | Serial media independent interface |
US7031333B1 (en) * | 1998-06-02 | 2006-04-18 | Cisco Technology, Inc. | Reduced pin count media independent interface |
US6490281B1 (en) * | 1998-06-04 | 2002-12-03 | International Business Machines Corporation | Apparatus including a scalable multiprotocol communications adapter using modular components and a method for transmitting data frames via scalable multiprotocol communication adapters |
US6891849B1 (en) * | 1998-06-12 | 2005-05-10 | Phoenix Contact Gmbh & Co. | Fieldbus components, communication system and process for the transmission of data over a high speed transmission medium |
US6373848B1 (en) * | 1998-07-28 | 2002-04-16 | International Business Machines Corporation | Architecture for a multi-port adapter with a single media access control (MAC) |
US6408347B1 (en) | 1998-12-10 | 2002-06-18 | Cisco Technology, Inc. | Integrated multi-function adapters using standard interfaces through single a access point |
US6563818B1 (en) * | 1999-05-20 | 2003-05-13 | Advanced Micro Devices, Inc. | Weighted round robin cell architecture |
US7697507B2 (en) * | 1999-05-27 | 2010-04-13 | Infineon Technologies Ag | Ethernet transport over a telephone line |
WO2001013583A2 (en) | 1999-08-16 | 2001-02-22 | Iready Corporation | Internet jack |
US6714558B1 (en) * | 1999-08-31 | 2004-03-30 | 3Com Corporation | System for implementing network protocols between devices on a printed circuit board |
US6590907B1 (en) * | 1999-10-01 | 2003-07-08 | Stmicroelectronics Ltd. | Integrated circuit with additional ports |
US6594329B1 (en) * | 1999-11-01 | 2003-07-15 | Intel Corporation | Elastic buffer |
US6980563B2 (en) * | 2000-04-13 | 2005-12-27 | International Business Machines Corporation | Method and system for fast ethernet serial port multiplexing to reduce I/O pin count |
US6920132B1 (en) | 2000-05-30 | 2005-07-19 | Marvell International Ltd. | Reduced pin gigabit media independent interface |
US7274705B2 (en) * | 2000-10-03 | 2007-09-25 | Broadcom Corporation | Method and apparatus for reducing clock speed and power consumption |
US7039717B2 (en) * | 2000-11-10 | 2006-05-02 | Nvidia Corporation | Internet modem streaming socket method |
US6934261B1 (en) * | 2000-11-17 | 2005-08-23 | Advanced Micro Devices, Inc. | Method to select dynamically between MACs of network device depending on network topology |
US7379475B2 (en) * | 2002-01-25 | 2008-05-27 | Nvidia Corporation | Communications processor |
US8218555B2 (en) * | 2001-04-24 | 2012-07-10 | Nvidia Corporation | Gigabit ethernet adapter |
US20030061341A1 (en) * | 2001-09-26 | 2003-03-27 | Infineon Technologies North America Corp. | Media cross conversion interface |
US7072349B2 (en) * | 2001-10-02 | 2006-07-04 | Stmicroelectronics, Inc. | Ethernet device and method for extending ethernet FIFO buffer |
JP2003216343A (en) * | 2002-01-22 | 2003-07-31 | Mitsubishi Electric Corp | Microcomputer system and its data access method |
US7535913B2 (en) * | 2002-03-06 | 2009-05-19 | Nvidia Corporation | Gigabit ethernet adapter supporting the iSCSI and IPSEC protocols |
WO2004002014A1 (en) | 2002-06-21 | 2003-12-31 | Widefi, Inc. | Wireless local area network repeater |
US8885688B2 (en) | 2002-10-01 | 2014-11-11 | Qualcomm Incorporated | Control message management in physical layer repeater |
CN100574119C (en) | 2002-10-11 | 2009-12-23 | 高通股份有限公司 | The method of transponder in the operate wireless local area network (LAN) |
US8078100B2 (en) | 2002-10-15 | 2011-12-13 | Qualcomm Incorporated | Physical layer repeater with discrete time filter for all-digital detection and delay generation |
AU2003275001A1 (en) * | 2002-10-15 | 2004-05-04 | Qualcomm Incorporated | Wireless local area network repeater with automatic gain control for extending network coverage |
US20060117367A1 (en) * | 2002-10-22 | 2006-06-01 | Lyle James D | Integrated addressing scheme for use in a system having a tree structure |
US7230935B2 (en) * | 2002-10-24 | 2007-06-12 | Widefi, Inc. | Physical layer repeater with selective use of higher layer functions based on network operating conditions |
BR0316218A (en) * | 2002-11-15 | 2005-09-27 | Widefi Inc | Method and apparatus for detecting the presence of a signal on one of at least two frequency channels in a frequency translation repeater for use in a wireless local area network (WLAN) |
US7219333B2 (en) * | 2002-11-22 | 2007-05-15 | Texas Instruments Incorporated | Maintaining coherent synchronization between data streams on detection of overflow |
JP2006510326A (en) * | 2002-12-16 | 2006-03-23 | ワイデファイ インコーポレイテッド | Improved wireless network repeater |
US7676194B2 (en) * | 2003-08-22 | 2010-03-09 | Rappaport Theodore S | Broadband repeater with security for ultrawideband technologies |
EP1762094A4 (en) * | 2003-12-08 | 2007-11-14 | Silicon Image Inc | Integrated adressing scheme for use in a system having a tree structure |
US7899913B2 (en) * | 2003-12-19 | 2011-03-01 | Nvidia Corporation | Connection management system and method for a transport offload engine |
US8549170B2 (en) * | 2003-12-19 | 2013-10-01 | Nvidia Corporation | Retransmission system and method for a transport offload engine |
US7624198B1 (en) | 2003-12-19 | 2009-11-24 | Nvidia Corporation | Sequence tagging system and method for transport offload engine data lists |
US8176545B1 (en) | 2003-12-19 | 2012-05-08 | Nvidia Corporation | Integrated policy checking system and method |
US7260631B1 (en) | 2003-12-19 | 2007-08-21 | Nvidia Corporation | System and method for receiving iSCSI protocol data units |
US8065439B1 (en) | 2003-12-19 | 2011-11-22 | Nvidia Corporation | System and method for using metadata in the context of a transport offload engine |
US7249306B2 (en) * | 2004-02-20 | 2007-07-24 | Nvidia Corporation | System and method for generating 128-bit cyclic redundancy check values with 32-bit granularity |
US7206872B2 (en) * | 2004-02-20 | 2007-04-17 | Nvidia Corporation | System and method for insertion of markers into a data stream |
US8027642B2 (en) | 2004-04-06 | 2011-09-27 | Qualcomm Incorporated | Transmission canceller for wireless local area network |
US7698413B1 (en) | 2004-04-12 | 2010-04-13 | Nvidia Corporation | Method and apparatus for accessing and maintaining socket control information for high speed network connections |
EP1745567B1 (en) | 2004-05-13 | 2017-06-14 | QUALCOMM Incorporated | Non-frequency translating repeater with detection and media access control |
WO2005122428A2 (en) * | 2004-06-03 | 2005-12-22 | Widefi, Inc. | Frequency translating repeater with low cost high performance local oscillator architecture |
US7330924B1 (en) | 2004-08-27 | 2008-02-12 | Xilinx, Inc. | Network media access controller embedded in a programmable logic device—physical layer interface |
US7143218B1 (en) | 2004-08-27 | 2006-11-28 | Xilinx, Inc. | Network media access controller embedded in a programmable logic device-address filter |
US7957379B2 (en) * | 2004-10-19 | 2011-06-07 | Nvidia Corporation | System and method for processing RX packets in high speed network applications using an RX FIFO buffer |
US8059727B2 (en) | 2005-01-28 | 2011-11-15 | Qualcomm Incorporated | Physical layer repeater configuration for increasing MIMO performance |
DE102005025582B4 (en) * | 2005-06-01 | 2011-08-18 | Phoenix Contact GmbH & Co. KG, 32825 | Device and method for the combined transmission of input / output data in automation bus systems |
CA2635239A1 (en) * | 2006-01-26 | 2007-08-02 | Qualcomm Incorporated | Physical layer repeater selecting higher layer functions |
US8204074B2 (en) | 2006-06-07 | 2012-06-19 | Broadcom Corporation | Flexible MAC/PHY association |
WO2008036401A2 (en) | 2006-09-21 | 2008-03-27 | Qualcomm Incorporated | Method and apparatus for mitigating oscillation between repeaters |
JP4875164B2 (en) | 2006-10-26 | 2012-02-15 | クゥアルコム・インコーポレイテッド | Repeater technology for multiple inputs and multiple outputs using beamformers |
TWI466519B (en) * | 2010-11-29 | 2014-12-21 | Realtek Semiconductor Corp | Network device and network connecting method |
CN103152259B (en) * | 2013-02-20 | 2014-06-11 | 浪潮电子信息产业股份有限公司 | Design method of repeater chip |
Family Cites Families (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4825435A (en) * | 1985-11-08 | 1989-04-25 | Digital Equipment Corp. | Multiport repeater |
US5265123A (en) * | 1990-02-15 | 1993-11-23 | Advanced Micro Devices, Inc. | Expandable repeater |
US5557633A (en) * | 1990-02-15 | 1996-09-17 | Advanced Micro Devices, Inc. | Integrated multi-port repeater having shared resources |
EP0495575B1 (en) * | 1991-01-18 | 1997-08-06 | National Semiconductor Corporation | Repeater interface controller |
US5541957A (en) * | 1994-06-15 | 1996-07-30 | National Semiconductor Corporation | Apparatus for transmitting and/or receiving data at different data transfer rates especially in applications such as dual-rate ethernet local-area networks |
-
1995
- 1995-07-18 US US08/503,648 patent/US5754540A/en not_active Expired - Lifetime
-
1996
- 1996-07-17 DE DE69636547T patent/DE69636547T2/en not_active Expired - Lifetime
- 1996-07-17 JP JP50680597A patent/JP3485932B2/en not_active Expired - Lifetime
- 1996-07-17 WO PCT/US1996/011785 patent/WO1997004547A1/en active IP Right Grant
- 1996-07-17 EP EP96925332A patent/EP0861536B1/en not_active Expired - Lifetime
Non-Patent Citations (2)
Title |
---|
No further relevant documents disclosed * |
See also references of WO9704547A1 * |
Also Published As
Publication number | Publication date |
---|---|
WO1997004547A1 (en) | 1997-02-06 |
DE69636547D1 (en) | 2006-10-26 |
EP0861536B1 (en) | 2006-09-13 |
US5754540A (en) | 1998-05-19 |
JPH11509703A (en) | 1999-08-24 |
DE69636547T2 (en) | 2007-09-06 |
EP0861536A4 (en) | 2002-10-16 |
JP3485932B2 (en) | 2004-01-13 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5754540A (en) | Expandable integrated circuit multiport repeater controller with multiple media independent interfaces and mixed media connections | |
US5301303A (en) | Communication system concentrator configurable to different access methods | |
EP0495575B1 (en) | Repeater interface controller | |
US7227869B2 (en) | Serial media independent interface | |
EP1443723B1 (en) | Method of communication for a media independent interface for a highly integrated ethernet network element | |
US6058427A (en) | Apparatus and method for generating a serial data stream carrying data for multiple network switch ports for use by a physical transceiver | |
JP2619725B2 (en) | Apparatus and modular system for configuring a data path in a local area network station | |
US5784573A (en) | Multi-protocol local area network controller | |
US5649100A (en) | Network backplane interface having a network management section for managing and configuring networks on the backplane based upon attributes established in a parameter table | |
JP3630739B2 (en) | Local area network system and switching method | |
US6115389A (en) | Auto-negotiation for multiple ports using shared logic | |
EP0856975B1 (en) | Reversible media independent interface circuit | |
US5648959A (en) | Inter-module interconnect for simultaneous use with distributed LAN repeaters and stations | |
US6704296B1 (en) | Optimized MII for 802.3u (100 BASE-T) fast ethernet PHYs | |
US6483849B1 (en) | Network transceiver having a LED interface operable in parallel and serial modes | |
US5574726A (en) | Inter-repeater backplane | |
US5671249A (en) | Inter-repeater backplane with synchronous/asynchronous dual mode operation | |
EP0963080B1 (en) | Network transceiver having media independent interface | |
US7031333B1 (en) | Reduced pin count media independent interface | |
JPH0662014A (en) | Regenerative communication channel extender | |
US5777996A (en) | Inter-repeater backplane for allowing hot-swapping of individual repeater circuits | |
US6842481B1 (en) | Apparatus and method for secure media independent interface communications by corrupting transmit data on selected repeater port | |
IL98771A (en) | Multichannel backplane bus system architecture |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PUAI | Public reference made under article 153(3) epc to a published international application that has entered the european phase |
Free format text: ORIGINAL CODE: 0009012 |
|
17P | Request for examination filed |
Effective date: 19980120 |
|
AK | Designated contracting states |
Kind code of ref document: A1 Designated state(s): DE GB |
|
A4 | Supplementary search report drawn up and despatched |
Effective date: 20020903 |
|
AK | Designated contracting states |
Kind code of ref document: A4 Designated state(s): DE GB |
|
17Q | First examination report despatched |
Effective date: 20050419 |
|
GRAP | Despatch of communication of intention to grant a patent |
Free format text: ORIGINAL CODE: EPIDOSNIGR1 |
|
RTI1 | Title (correction) |
Free format text: INTEGRATED CIRCUIT REPEATER |
|
GRAS | Grant fee paid |
Free format text: ORIGINAL CODE: EPIDOSNIGR3 |
|
GRAA | (expected) grant |
Free format text: ORIGINAL CODE: 0009210 |
|
AK | Designated contracting states |
Kind code of ref document: B1 Designated state(s): DE GB |
|
REG | Reference to a national code |
Ref country code: GB Ref legal event code: FG4D |
|
REF | Corresponds to: |
Ref document number: 69636547 Country of ref document: DE Date of ref document: 20061026 Kind code of ref document: P |
|
PLBE | No opposition filed within time limit |
Free format text: ORIGINAL CODE: 0009261 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT |
|
26N | No opposition filed |
Effective date: 20070614 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: DE Payment date: 20150714 Year of fee payment: 20 Ref country code: GB Payment date: 20150715 Year of fee payment: 20 |
|
REG | Reference to a national code |
Ref country code: DE Ref legal event code: R071 Ref document number: 69636547 Country of ref document: DE |
|
REG | Reference to a national code |
Ref country code: GB Ref legal event code: PE20 Expiry date: 20160716 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: GB Free format text: LAPSE BECAUSE OF EXPIRATION OF PROTECTION Effective date: 20160716 |