EP0798644A3 - Method and apparatus for accessing a chip-selectable device in a data processing system - Google Patents

Method and apparatus for accessing a chip-selectable device in a data processing system Download PDF

Info

Publication number
EP0798644A3
EP0798644A3 EP97104768A EP97104768A EP0798644A3 EP 0798644 A3 EP0798644 A3 EP 0798644A3 EP 97104768 A EP97104768 A EP 97104768A EP 97104768 A EP97104768 A EP 97104768A EP 0798644 A3 EP0798644 A3 EP 0798644A3
Authority
EP
European Patent Office
Prior art keywords
chip select
user
logic
internal
external
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
EP97104768A
Other languages
German (de)
French (fr)
Other versions
EP0798644A2 (en
Inventor
Nancy G. Woodbridge
Thomas A. Volpe
James G. Gay
Michael R. Miller
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Motorola Solutions Inc
Original Assignee
Motorola Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Motorola Inc filed Critical Motorola Inc
Publication of EP0798644A2 publication Critical patent/EP0798644A2/en
Publication of EP0798644A3 publication Critical patent/EP0798644A3/en
Withdrawn legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/16—Handling requests for interconnection or transfer for access to memory bus
    • G06F13/1668—Details of memory controller
    • G06F13/1694—Configuration of memory controller to different memory types

Abstract

A user may program a data processor (3) such that external master chip select accesses can be either the same or different length of time than an internal master access through the use of a control register (810). Additionally, the user can turn off the internal transfer acknowledge logic and add external transfer acknowledge logic while still using the internal chip select and write enable generation logic (8) of the data processor. This feature is user programmable on a chip select basis and provides a flexible solution which allows the user to compensate for different external master accesses without requiring external chip select and write enable logic. Therefore, overhead is conserved and efficiency is increased.
EP97104768A 1996-03-28 1997-03-20 Method and apparatus for accessing a chip-selectable device in a data processing system Withdrawn EP0798644A3 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US623482 1996-03-28
US08/623,482 US5740382A (en) 1996-03-28 1996-03-28 Method and apparatus for accessing a chip-selectable device in a data processing system

Publications (2)

Publication Number Publication Date
EP0798644A2 EP0798644A2 (en) 1997-10-01
EP0798644A3 true EP0798644A3 (en) 1999-05-06

Family

ID=24498247

Family Applications (1)

Application Number Title Priority Date Filing Date
EP97104768A Withdrawn EP0798644A3 (en) 1996-03-28 1997-03-20 Method and apparatus for accessing a chip-selectable device in a data processing system

Country Status (5)

Country Link
US (1) US5740382A (en)
EP (1) EP0798644A3 (en)
JP (1) JP3817327B2 (en)
KR (1) KR100436098B1 (en)
CN (1) CN1118028C (en)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5854944A (en) * 1996-05-09 1998-12-29 Motorola, Inc. Method and apparatus for determining wait states on a per cycle basis in a data processing system
GB2362482A (en) 2000-05-15 2001-11-21 Ridgeway Systems & Software Lt Direct slave addressing to indirect slave addressing
US6798711B2 (en) * 2002-03-19 2004-09-28 Micron Technology, Inc. Memory with address management
JP2005038230A (en) * 2003-07-16 2005-02-10 Oki Electric Ind Co Ltd System lsi
KR100746646B1 (en) * 2006-07-11 2007-08-06 삼성전자주식회사 Display driver integrated circuit and liquid crystal display having them
CN115529275B (en) * 2022-11-28 2023-04-07 中国人民解放军国防科技大学 Message processing system and method

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5151986A (en) * 1987-08-27 1992-09-29 Motorola, Inc. Microcomputer with on-board chip selects and programmable bus stretching
US5463756A (en) * 1989-11-06 1995-10-31 Mitsubishi Denki Kabushiki Kaisha Memory control unit and associated method for changing the number of wait states using both fixed and variable delay times based upon memory characteristics

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4615017A (en) * 1983-09-19 1986-09-30 International Business Machines Corporation Memory controller with synchronous or asynchronous interface
US4617624A (en) * 1984-04-16 1986-10-14 Goodman James B Multiple configuration memory circuit
US4745407A (en) * 1985-10-30 1988-05-17 Sun Microsystems, Inc. Memory organization apparatus and method
US5448744A (en) * 1989-11-06 1995-09-05 Motorola, Inc. Integrated circuit microprocessor with programmable chip select logic
US5522064A (en) * 1990-10-01 1996-05-28 International Business Machines Corporation Data processing apparatus for dynamically setting timings in a dynamic memory system
US5418924A (en) * 1992-08-31 1995-05-23 Hewlett-Packard Company Memory controller with programmable timing
US5511182A (en) * 1994-08-31 1996-04-23 Motorola, Inc. Programmable pin configuration logic circuit for providing a chip select signal and related method

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5151986A (en) * 1987-08-27 1992-09-29 Motorola, Inc. Microcomputer with on-board chip selects and programmable bus stretching
US5463756A (en) * 1989-11-06 1995-10-31 Mitsubishi Denki Kabushiki Kaisha Memory control unit and associated method for changing the number of wait states using both fixed and variable delay times based upon memory characteristics

Also Published As

Publication number Publication date
CN1118028C (en) 2003-08-13
US5740382A (en) 1998-04-14
KR970066899A (en) 1997-10-13
JPH1091568A (en) 1998-04-10
KR100436098B1 (en) 2004-08-16
JP3817327B2 (en) 2006-09-06
CN1165346A (en) 1997-11-19
EP0798644A2 (en) 1997-10-01

Similar Documents

Publication Publication Date Title
WO2004109432A3 (en) Method and apparatus for local and distributed data memory access ('dma') control
EP0540206A3 (en) Information handling apparatus allowing direct memory access
TW279213B (en)
EP0927938A4 (en) Data transfer method and device
ATE347230T1 (en) TCP/IP/PPP MODEM
SG86323A1 (en) Semiconductor integrated circuit, computer system data processor and data processing method
EP0086605A3 (en) Image processing system
TW325536B (en) Method and apparatus for accessing a register in a data processing system
DE3883733T2 (en) Operating method of an electronic data processing system for document transfer between end users.
JPS57105879A (en) Control system for storage device
MX9606435A (en) Smart card message transfer without microprocessor intervention.
EP0917063A3 (en) Data processing system and microprocessor
WO2000026742A3 (en) Processing ordered data requests to a memory
DE3782500D1 (en) SHARED STORAGE INTERFACE FOR DATA PROCESSING SYSTEM.
MY100954A (en) Data processing system with cpu register to register data transfers overlapped with data transfer to and from main storage.
EP0790563A3 (en) Computer system data I/O by reference among CPUs and multiple memory units
EP0395958A3 (en) Microprocessor, and graphics processing apparatus and method using the same
EP0798644A3 (en) Method and apparatus for accessing a chip-selectable device in a data processing system
GB9905480D0 (en) Improved cache memory and system
CA2130064A1 (en) Method and Apparatus for Transferring Data Between a Host Processor and a Subsystem Processor in a Data Processing System
EP0833341A3 (en) Circuit for controlling writing data to memory
EP0969384A3 (en) Method and apparatus for processing information, and providing medium
WO1998030948A3 (en) Apparatus and method for operably connecting a processor cache to a digital signal processor
EP0840236A3 (en) Direct memory access method and printer using such an access method
CA2081913A1 (en) Method and apparatus for managing page zero memory accesses in a multi-processor system

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

AK Designated contracting states

Kind code of ref document: A2

Designated state(s): DE FR GB IT

PUAL Search report despatched

Free format text: ORIGINAL CODE: 0009013

AK Designated contracting states

Kind code of ref document: A3

Designated state(s): DE FR GB IT

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE APPLICATION IS DEEMED TO BE WITHDRAWN

18D Application deemed to be withdrawn

Effective date: 19991001

REG Reference to a national code

Ref country code: HK

Ref legal event code: WD

Ref document number: 1003518

Country of ref document: HK