EP0419932B1 - Control of the allocation in time of data processing power in a computer system - Google Patents

Control of the allocation in time of data processing power in a computer system Download PDF

Info

Publication number
EP0419932B1
EP0419932B1 EP90117467A EP90117467A EP0419932B1 EP 0419932 B1 EP0419932 B1 EP 0419932B1 EP 90117467 A EP90117467 A EP 90117467A EP 90117467 A EP90117467 A EP 90117467A EP 0419932 B1 EP0419932 B1 EP 0419932B1
Authority
EP
European Patent Office
Prior art keywords
data processing
jobs
user
time
computer system
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
EP90117467A
Other languages
German (de)
French (fr)
Other versions
EP0419932A2 (en
EP0419932A3 (en
Inventor
Wieslawa Wajda
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Alcatel Lucent SAS
Original Assignee
Alcatel CIT SA
Alcatel SA
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Alcatel CIT SA, Alcatel SA filed Critical Alcatel CIT SA
Publication of EP0419932A2 publication Critical patent/EP0419932A2/en
Publication of EP0419932A3 publication Critical patent/EP0419932A3/en
Application granted granted Critical
Publication of EP0419932B1 publication Critical patent/EP0419932B1/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/46—Multiprogramming arrangements
    • G06F9/48—Program initiating; Program switching, e.g. by interrupt
    • G06F9/4806—Task transfer initiation or dispatching
    • G06F9/4843—Task transfer initiation or dispatching by program, e.g. task dispatcher, supervisor, operating system
    • G06F9/4881—Scheduling strategies for dispatcher, e.g. round robin, multi-level priority queues
    • G06F9/4893—Scheduling strategies for dispatcher, e.g. round robin, multi-level priority queues taking into account power or heat criteria
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/32—Means for saving power
    • G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/32—Means for saving power
    • G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
    • G06F1/3234—Power saving characterised by the action undertaken
    • G06F1/3287—Power saving characterised by the action undertaken by switching off individual functional units in the computer system
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management

Definitions

  • the invention relates to a method for controlling the time allocation of data processing performance of a computer system according to the preamble of claim 1.
  • the invention also relates to a computing system to carry out this method according to the preamble of Claim 3.
  • US-A-4,747,041 describes the shutdown of parts of the computer system in Dependency on order types that are only processed at certain times.
  • the technical object according to the invention is a method to control the temporal allocation of data processing performance a computer system for optimal and individually selectable processing of orders in the timeline, as well as one to perform this Appropriate computer system to tackle the process.
  • the advantages that can be achieved with the invention are, in particular, that it is possible to distinguish between orders whose Implementation is absolutely necessary immediately or its processing too any later time, preferably when the Computer system is not used by the user, can take place.
  • the operator or the user in the latter case Enter a command or start the utilization of the Computer evaluating algorithm or by pressing the Switch of the power supply such that can be moved in time Orders processed until a new entry is made.
  • a computing system has one Program memory 21, a computer unit consisting of a processor 22, a disk memory 23 and one Disk storage 24 and one of the aforementioned parts connecting system bus 29. Furthermore, one usual keyboard and screen unit 25 and a Printer 26 connected to system bus 29.
  • an input unit 28 is a here Main switch 28 for the voltage supply of the Computer system, with a status register 1, here D flip-flop, connected.
  • Status register 1 is over a control line 2 with the system bus 29 and with Power supply units for the program memory 21 and the computer unit 22, 23, 24, and for the Keyboard and display unit 25 and printer 26 connected.
  • a power supply unit consists of a control part, i.e. from a D flip-flop 3,4,5,6,7,8, its set input S with the control line 2 and its data input D with the system bus 29 connected is.
  • the output of the D flip-flop 3,4,5,6,7,8 is via a power amplifier stage 9,10,11,12,13,14 with a switching part 15,16,17,18,19,20 the Power supply unit connected.
  • the switching part connects or disconnects a voltage source 27 to the Program memory 21, the computer unit 22,23,24, the Keyboard and display unit 25 and printer 26. It is possible to use any of the aforementioned parts of the Computer system for yourself with the voltage source too connect or disconnect.
  • the switching unit 15,16,17,18,19,20 is made up of relays.
  • the microprocessor 22 carries out the Program memory 21 stored programs.
  • the Disk storage 23 and disk storage 24 serve as external mass storage for further programs and Data.
  • the status register 1 is always with Voltage is supplied.
  • the first step is to press Main switch 28 by a user turning on the power supply of the computer system.
  • the input "Operation of the main switch” has the consequence that the Status register 1 assumes the "FALSE” status, whereby controlled via the control line 2, the Power supply unit all parts of the computer system supplied with voltage for normal operation.
  • the Normal operations are not all special marked orders that can be optimized so that only the absolutely necessary arithmetic operations be carried out, edited.
  • main switch User can be any Predefinable input via the keyboard and Screen unit for setting the status register 1 respectively.

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Software Systems (AREA)
  • Computing Systems (AREA)
  • Computer Hardware Design (AREA)
  • Power Sources (AREA)
  • Information Retrieval, Db Structures And Fs Structures Therefor (AREA)
  • Hardware Redundancy (AREA)
  • Management, Administration, Business Operations System, And Electronic Commerce (AREA)
  • Image Processing (AREA)

Abstract

It is intended to provide for optimum utilisation of the data processing capacity of a computer system. For this purpose, an information identifying a special processing state is allocated to those jobs which can be arbitrarily shifted along the time axis. These jobs can be activated by a user input until there is a new input. <IMAGE>

Description

Die Erfindung betrifft ein Verfahren zur Steuerung der zeitlichen Zuordnung von Datenverarbeitungsleistung einer Rechenanlage gemäß dem Oberbegriff des Anspruchs 1. Außerdem betrifft die Erfindung eine Rechenanlage zur Durchführung dieses Verfahrens gemäß dem Oberbegriff des Anspruchs 3.The invention relates to a method for controlling the time allocation of data processing performance of a computer system according to the preamble of claim 1. The invention also relates to a computing system to carry out this method according to the preamble of Claim 3.

Es sind bereits Rechenanlagen mit mehreren Mikroprozessoren bekannt, von denen jeder einen oder einen Teil der zu verarbeitenden Aufträge verarbeitet. Die Verteilung der Aufträge auf die Prozessoren wird von einem Betriebsprogramm der Rechenanlage entsprechend vorgebbarer Prioritäten gesteuert ("Entwurf und Realisierung des schnellen, flexiblen und fehlertoleranten Polyprozessors Heidelberger POLYP, von R. Männer, W. Saaler, T. Sauer, P. von Walter; Elektronische Rechenanlagen 24. Jahrgang 1982 Heft 4).Computer systems with several microprocessors are already known, each of which is one or part of the orders to be processed processed. The distribution of the orders among the processors is done by one Operating program of the computer system according to predetermined priorities controlled ("Design and implementation of the fast, flexible and fault-tolerant polyprocessor Heidelberger POLYP, by R. Männer, W. Saaler, T. Sauer, P. von Walter; Electronic computing systems 24th year 1982 issue 4).

Aus "Studies in operating system" von R. M. Makeag et al., 1976, Academic Press London, GB, Seiten 86-87 und 205-209 ist desweiteren eine Rechenanlage bekannt, bei der ein Benutzer seinen durch die Rechenanlage zu bearbeitenden Aufträgen verschiedene Prioritäten erteilen kann. Ein bestimmter Algorithmus steuert die Rechenanlage auf eine solche Weise, daß diese Aufträge in der Rangfolge der erteilten Prioritäten bearbeitet werden. Möchte der Benutzer beispielsweise einen langen Auftrag durch die Rechenanlage bearbeiten lassen, so kann ein solcher Auftrag in eine Warteschlange eingereiht und dann zu einer vorgegebenen anderen Zeit, z. B. nachts, bearbeitet werden. Der Benutzer hat bei dieser Rechenanlage keine Möglichkeit, die Bearbeitungszeit des Auftrages von sich aus zu bestimmen. Die Zeit, während der ein solcher Auftrag bearbeitet werden kann, wird ihm vorgegeben.From "Studies in operating system" by R. M. Makeag et al., 1976, Academic Press London, GB, pages 86-87 and 205-209 is also one Computer system known, in which a user is through the Assign various priorities to the computer system for orders to be processed can. A certain algorithm controls the computer system on one Way that these orders in the order of priority given to be edited. For example, if the user wants a long job can be processed by the computer system, such an order in queued up and then to another given one Time, e.g. B. edited at night. The user has this Computer system no way to complete the processing time of the order to determine oneself from. The time during which such an order is processed can be given to him.

US-A-4,747,041 beschreibt die Abschaltung von Teilen der Rechenanlage in Abhängigkeit von Auftragstypen, die nur zu bestimmten Zeiten abgearbeitet werden. US-A-4,747,041 describes the shutdown of parts of the computer system in Dependency on order types that are only processed at certain times.

Ferner ist es bekannt, zur Erreichung einer möglichst hohen Verarbeitungsleistung teure Hochgeschwindigkeitsbauelemente zu verwenden ("The Cray 1 Computer System" R.M. Russel, CACM Jan. 1987, Vol 21, S. 63 - 70).Furthermore, it is known to achieve the highest possible Processing power too expensive high-speed components use ("The Cray 1 Computer System" R.M. Russel, CACM Jan. 1987, Vol 21, pp. 63 - 70).

Die technische Aufgabe gemäß der Erfindung besteht darin, ein Verfahren zur Steuerung der zeitlichen Zuordnung von Datenverarbeitungsleistung einer Rechenanlage zur optimalen und individuell wählbaren Bearbeitung von Aufträgen in der Zeitachse, sowie eine zur Durchführung dieses Verfahrens geeignete Rechenanlage anzugehen. Diese Aufgaben werden erfindungsgemäß durch die kennzeichnenden Merkmale der Patentansprüche 1 und 3 gelöst.The technical object according to the invention is a method to control the temporal allocation of data processing performance a computer system for optimal and individually selectable processing of orders in the timeline, as well as one to perform this Appropriate computer system to tackle the process. These tasks will be according to the invention by the characterizing features of Claims 1 and 3 solved.

Die mit der Erfindung erzielbaren Vorteile bestehen insbesondere darin, daß es möglich ist, zwischen Aufträgen zu unterscheiden, deren Durchführung unbedingt sofort nowendig ist oder deren Verarbeitung zu einem beliebigen späteren Zeitpunkt, vorzugsweise dann, wenn die Rechenanlage von dem Benutzer nicht in Anspruch genommen wird, stattfinden kann. Dazu werden in letzterem Falle von dem Bediener bzw. dem Benutzer durch Eingabe eines Befehles oder durch Starten eines die Auslastung der Rechenanlage auswertenden Algorithmus oder durch das Betätigen des Schalters der Spannungsversorgung solche in der Zeit verschiebbare Aufträge abgearbeitet, und zwar solange, bis eine erneute Eingabe erfolgt.The advantages that can be achieved with the invention are, in particular, that it is possible to distinguish between orders whose Implementation is absolutely necessary immediately or its processing too any later time, preferably when the Computer system is not used by the user, can take place. For this purpose, the operator or the user in the latter case Enter a command or start the utilization of the Computer evaluating algorithm or by pressing the Switch of the power supply such that can be moved in time Orders processed until a new entry is made.

Dies bedeutet gleichzeitig, daß die Rechenanlage flexibler für die Verarbeitung dringender Aufträge einsetzbar ist. This also means that the computer system is more flexible for the Processing urgent orders can be used.

Weitere vorteilhafte Ausgestaltungen des Gegenstandes der Erfindung sind den Ansprüchen zu entnehmen. Im folgenden wird ein Ausführungsbeispiel anhand der Zeichnung erläutert. Further advantageous refinements of the subject matter of the invention are the claims. The following is an embodiment explained using the drawing.

In der Zeichnung ist ein Blockschaltbild einer Rechenanlage gemäß der Erfindung gezeigt.In the drawing is a block diagram of a Computer system shown according to the invention.

Eine Rechenanlage, wie in der Figur gezeigt, weist einen Programmspeicher 21, eine Rechnereinheit, bestehend aus einem Prozessor 22, einem Plattenspeicher 23 und einem Diskettenspeicher 24 und einem die zuvor genannten Teile verbindenden Systembus 29 auf. Weiterhin sind eine übliche Tastatur und Bildschirmeinheit 25 sowie ein Drucker 26 mit dem Systembus 29 verbunden.A computing system, as shown in the figure, has one Program memory 21, a computer unit consisting of a processor 22, a disk memory 23 and one Disk storage 24 and one of the aforementioned parts connecting system bus 29. Furthermore, one usual keyboard and screen unit 25 and a Printer 26 connected to system bus 29.

Gemäß der Erfindung ist eine Eingabeeinheit 28, hier ein Hauptschalter 28 für die Spannungsversorgung der Rechenanlage, mit einem Zustandsregister 1, hier ein D-Flip-Flop, verbunden. Das Zustandsregister 1 ist über eine Ansteuerleitung 2 mit dem Systembus 29 und mit Spannungsversorgungseinheiten für den Programmspeicher 21 und die Rechnereinheit 22,23,24, sowie für die Tastatur- und Bildschirmeinheit 25 und den Drucker 26 verbunden. Eine Spannungsversorgungseinheit besteht aus einem Ansteuerteil, d.h. aus einem D-Flip-Flop 3,4,5,6,7,8, dessen Setzeingang S mit der Steuerleitung 2 und dessen Dateneingang D mit dem Systembus 29 verbunden ist. Der Ausgang des D-Flip-Flops 3,4,5,6,7,8 ist über eine Leistungsverstärkerstufe 9,10,11,12,13,14 mit einem Schaltteil 15,16,17,18,19,20 der Spannungsversorgungseinheit verbunden. Das Schaltteil verbindet oder trennt eine Spannungsquelle 27 mit dem Programmspeicher 21, der Rechnereinheit 22,23,24, der Tastatur- und Bildschirmeinheit 25 und dem Drucker 26. Dabei ist es möglich jedes zuvor genannte Teil der Rechenanlage für sich mit der Spannungsquelle zu verbinden oder zu trennen. Die Schalteinheit 15,16,17,18,19,20 ist aus Relais aufgebaut.According to the invention, an input unit 28 is a here Main switch 28 for the voltage supply of the Computer system, with a status register 1, here D flip-flop, connected. Status register 1 is over a control line 2 with the system bus 29 and with Power supply units for the program memory 21 and the computer unit 22, 23, 24, and for the Keyboard and display unit 25 and printer 26 connected. A power supply unit consists of a control part, i.e. from a D flip-flop 3,4,5,6,7,8, its set input S with the control line 2 and its data input D with the system bus 29 connected is. The output of the D flip-flop 3,4,5,6,7,8 is via a power amplifier stage 9,10,11,12,13,14 with a switching part 15,16,17,18,19,20 the Power supply unit connected. The switching part connects or disconnects a voltage source 27 to the Program memory 21, the computer unit 22,23,24, the Keyboard and display unit 25 and printer 26. It is possible to use any of the aforementioned parts of the Computer system for yourself with the voltage source too connect or disconnect. The switching unit 15,16,17,18,19,20 is made up of relays.

In dem Programmspeicher 21 der Rechenanlage ist auch das Betriebsprogramm abgespeichert, sowie die abzuarbeitenden Programme und Teile der verarbeiteten Daten. Der Mikroprozessor 22 führt die im Programmspeicher 21 abgelegten Programme aus. Der Plattenspeicher 23 und der Diskettenspeicher 24 dienen als externer Massenspeicher für weitere Programme und Daten.This is also in the program memory 21 of the computing system Operating program saved, as well as the programs to be processed and parts of the processed Data. The microprocessor 22 carries out the Program memory 21 stored programs. The Disk storage 23 and disk storage 24 serve as external mass storage for further programs and Data.

Zur Erläuterung des erfindungsgemäßen Verfahrens wird vorausgesetzt, daß das Zustandsregister 1 immer mit Spannung versorgt ist.To explain the method according to the invention provided that the status register 1 is always with Voltage is supplied.

Zur Steuerung der zeitlichen Zuordnung von Datenverarbeitungsleistung der Rechenanlage zur optimalen Verteilung von Aufträgen in der Zeitachse wird all denjenigen Aufträgen, die zeitlich beliebig verschiebbar sind, eine einen speziellen Verarbeitungszustand kennzeichnende Information zugeordnet. Solche Aufträge sind z.B. die Verwaltung von Datenbeständen zu aktualisieren oder zu optimieren. Ferner extrem zeitaufwendige Aufträge, die aus dem direkten Programmfluß, in dem die Rechenergebnisse erzeugt werden, ausgeklammert und als selbständige Aufgaben in der Rechenanlage verwaltet werden, abzuarbeiten. To control the timing of Data processing power of the computer system for optimal distribution of orders in the timeline all those orders that are arbitrary in time are movable, a special one Processing status characterizing information assigned. Such orders are e.g. the administration of Update or optimize databases. Furthermore, extremely time consuming jobs that result from the direct program flow in which the calculation results generated, excluded and as independent Tasks are managed in the computer system, to process.

Im Normalbetrieb erfolgt zunächst durch Betätigung des Hauptschalters 28 durch einen Benutzer das Einschalten der Spannungsversorgung der Rechenanlage. Die Eingabe "Betätigung des Hauptschalters" hat zur Folge, daß das Zustandsregister 1 den Zustand "FALSE" annimmt, wodurch über die Steuerleitung 2 gesteuert, die Spannungsversorgungseinheit alle Teile der Rechenanlage mit Spannung für den Normalbetrieb versorgt. Im Normalbetrieb werden alle nicht speziell gekennzeichneten Aufträge, die so optimierbar sind, daß nur die unbedingt notwendigen Rechenoperationen durchgeführt werden, bearbeitet.In normal operation, the first step is to press Main switch 28 by a user turning on the power supply of the computer system. The input "Operation of the main switch" has the consequence that the Status register 1 assumes the "FALSE" status, whereby controlled via the control line 2, the Power supply unit all parts of the computer system supplied with voltage for normal operation. in the Normal operations are not all special marked orders that can be optimized so that only the absolutely necessary arithmetic operations be carried out, edited.

Wenn der Benutzer seine dringlichen Aufträge abgearbeitet bekommen hat, wird durch die Betätigung des Hauptschalters 28 der Rechenanlage signalisiert, daß deren Verarbeitungsleistung momentan nicht mehr benötigt wird.When the user does his urgent orders has been processed by pressing the Main switch 28 of the computer system signals that whose processing power is no longer required becomes.

Mit der Betätigung des Hauptschalters 28 geht das Zustandsregister 1 in den Zustand "TRUE" über. Dadurch erfolgt eine Unterbrechungsanforderung zum Mikroprozessor 22. Dieser überprüft den Zustand des Zustandsregisters 1 und aufgrund des anliegenden Zustandes "TRUE" werden jetzt, gesteuert über das Betriebsprogramm, nur die Aufträge abgearbeitet, die eine spezielle Kennzeichnung aufweisen. Diese Bearbeitung kann somit vorzugsweise in solchen Zeiten erfolgen, in denen der Benutzer für langere Zeiten nicht anwesend ist, wie z.B. Nachts, an Feiertagen und Sonntagen. With the actuation of the main switch 28 that works Status register 1 in the "TRUE" status. Thereby there is an interrupt request to Microprocessor 22. This checks the state of the Status register 1 and due to the pending Status "TRUE" are now controlled via the Operating program, only the orders processed have a special label. This Machining can therefore preferably take place at such times be done in which the user does not stay for long periods is present, e.g. At night, on public holidays and Sundays.

Während der Bearbeitung dieser Aufträge können, gesteuert durch den Mikroprozessor 22, alle Teile der Rechenanlage die nicht benötigt werden, wie Tastatur-und Bildschirmeinheit 25 und Drucker 26 über die Spannungsversorgungseinheiten abgetrennt werden.While processing these orders, controlled by the microprocessor 22, all parts of the Computer system that are not needed, such as keyboard and Screen unit 25 and printer 26 on the Power supply units are disconnected.

Erfolgt eine erneute Eingabe durch den Benutzer, d.h. eine Betätigung des Hauptschalters 28, so nimmt das Zustandsregister 1 erneut den Zustand "FALSE" an, wodurch über eine Unterbrechungsanforderung zum Mikroprozessor wieder in den Normalbetrieb umgeschaltet wird. Gleichzeitig werden alle Teile der Rechenanlage über die Spannungsversorgungseinheiten angeschaltet.If the user enters it again, i.e. actuation of the main switch 28, so it takes Status register 1 again the status "FALSE", whereby an interrupt request to Microprocessor switched back to normal operation becomes. At the same time, all parts of the computer system switched on via the power supply units.

Somit sind individuell auf die Bedürfnisse eines Benutzers abgestimmte Aufträge beliebig in der Zeit verschiebbar, um eine möglichst optimale Auslastung der Rechenanlage zu erreichen.Thus, are tailored to the needs of one Customized orders arbitrarily in time slidable to get the best possible utilization of the To reach computing system.

Anstelle der Betätigung des Hauptschalters durch den Benutzer, kann selbstverständlich auch eine beliebig vorgebbare Eingabe über die Tastatur- und Bildschirmeinheit zum Setzen des Zustandsregisters 1 erfolgen.Instead of pressing the main switch User, of course, can be any Predefinable input via the keyboard and Screen unit for setting the status register 1 respectively.

Claims (3)

  1. A method of controlling the temporal allocation of data processing capacity of a data processing system for the processing of a user's urgent jobs and jobs which can be arbitrarily shifted in time, wherein the jobs which can be arbitrarily shifted in time are assigned a special identification, characterised in that, by means of an individual input by the user at an arbitrary time, the data processing system is activated to process these identified jobs, all those parts of the data processing system not required for the processing being deactivated by an operating program of the data processing system during the processing of the identified jobs, and that as a result of a further individual input by the user at an arbitrary later time, data processing capacity is allocated to the processing of the user's urgent jobs.
  2. A method according to Claim 1, characterised in that the individual input by the user takes place
    by the inputting of a command,
    by the starting of an algorithm which evaluates the utilization of the capacity of the data processing system or
    by the actuation of a switch for the voltage supply of the data processing system.
  3. A data processing system for the implementation of the method according to one of Claims 1 or 2, comprising a program memory (21) and a computer unit (22, 23, 24) which are connected to one another by a system bus (29), characterised by a status register (1) which is connected to an input unit (28) and to the system bus (29), the input unit (28) being provided for the activation of the computer unit (22, 23, 24) by a user, via the status register (1), to process either the jobs which can be arbitrarily shifted in time or the urgent jobs.
EP90117467A 1989-09-25 1990-09-11 Control of the allocation in time of data processing power in a computer system Expired - Lifetime EP0419932B1 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
DE3931924 1989-09-25
DE3931924A DE3931924A1 (en) 1989-09-25 1989-09-25 CONTROL OF THE TIME ASSIGNMENT OF DATA PROCESSING PERFORMANCE OF A COMPUTER

Publications (3)

Publication Number Publication Date
EP0419932A2 EP0419932A2 (en) 1991-04-03
EP0419932A3 EP0419932A3 (en) 1991-08-21
EP0419932B1 true EP0419932B1 (en) 2000-04-05

Family

ID=6390130

Family Applications (1)

Application Number Title Priority Date Filing Date
EP90117467A Expired - Lifetime EP0419932B1 (en) 1989-09-25 1990-09-11 Control of the allocation in time of data processing power in a computer system

Country Status (5)

Country Link
US (1) US5430880A (en)
EP (1) EP0419932B1 (en)
AT (1) ATE191573T1 (en)
DE (2) DE3931924A1 (en)
ES (1) ES2144393T3 (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9830670B2 (en) * 2008-07-10 2017-11-28 Apple Inc. Intelligent power monitoring

Family Cites Families (25)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4389706A (en) * 1972-05-03 1983-06-21 Westinghouse Electric Corp. Digital computer monitored and/or operated system or process which is structured for operation with an improved automatic programming process and system
US4001783A (en) * 1975-03-26 1977-01-04 Honeywell Information Systems, Inc. Priority interrupt mechanism
IT1047329B (en) * 1975-09-30 1980-09-10 C Olivetto E C S P A Ing REMOTE IGNITION AND INITIALIZATION DEVICE OF A TERMINAL
US4152761A (en) * 1976-07-28 1979-05-01 Intel Corporation Multi-task digital processor employing a priority
US4091445A (en) * 1977-01-18 1978-05-23 Honeywell Information Systems Inc. Program switching monitor
US4145735A (en) * 1977-02-02 1979-03-20 Nippon Steel Corporation Monitor for priority level of task in information processing system
USRE31736E (en) * 1977-06-13 1984-11-13 Rockwell International Corporation Reactive computer system adaptive to a plurality of program inputs
US4145739A (en) * 1977-06-20 1979-03-20 Wang Laboratories, Inc. Distributed data processing system
US4220990A (en) * 1978-09-25 1980-09-02 Bell Telephone Laboratories, Incorporated Peripheral processor multifunction timer for data processing systems
US4425616A (en) * 1979-11-06 1984-01-10 Frederick Electronic Corporation High-speed time share processor
JPS59212930A (en) * 1983-05-18 1984-12-01 Hitachi Ltd Terminal-priority electronic computer system
FR2549256B1 (en) * 1983-06-22 1985-11-29 Philips Ind Commerciale AUTOMATIC METHOD AND MACHINE FOR SIMULTANEOUSLY TESTING COMPUTER SYSTEMS
US4747041A (en) * 1983-06-27 1988-05-24 Unisys Corporation Automatic power control system which automatically activates and deactivates power to selected peripheral devices based upon system requirement
US4669059A (en) * 1983-11-07 1987-05-26 Motorola, Inc. Method and apparatus in a data processor for selectively disabling a power-down instruction
US4631659A (en) * 1984-03-08 1986-12-23 Texas Instruments Incorporated Memory interface with automatic delay state
JPS615325A (en) * 1984-06-19 1986-01-11 Hitachi Ltd Automatic make and break system of power supply
US4642758A (en) * 1984-07-16 1987-02-10 At&T Bell Laboratories File transfer scheduling arrangement
JPS61110256A (en) * 1984-11-02 1986-05-28 Hitachi Ltd Processor having plural arithmetic
JPH0766329B2 (en) * 1985-06-14 1995-07-19 株式会社日立製作所 Information processing equipment
US4796178A (en) * 1985-10-15 1989-01-03 Unisys Corporation Special purpose processor for off-loading many operating system functions in a large data processing system
US4972312A (en) * 1985-11-04 1990-11-20 U.S. Philips Corporation Multiprocess computer and method for operating same having context switching in response to a peripheral interrupt
US5193189A (en) * 1987-10-07 1993-03-09 Allen-Bradley Company, Inc. Programmable controller with multiple priority level task processing
US5129078A (en) * 1988-08-19 1992-07-07 Groves Stanley E Dedicated service processor with inter-channel communication features
US5115509A (en) * 1989-02-14 1992-05-19 Honeywell Inc. System for predetermining numerical value as a result of non-linear accumulation of detent signal rotational rates of a selector switch with preestablished sampling time periods
US5111465A (en) * 1989-06-30 1992-05-05 Digital Equipment Corporation Data integrity features for a sort accelerator

Also Published As

Publication number Publication date
ES2144393T3 (en) 2000-06-16
EP0419932A2 (en) 1991-04-03
ATE191573T1 (en) 2000-04-15
DE59010902D1 (en) 2000-05-11
DE3931924A1 (en) 1991-04-04
US5430880A (en) 1995-07-04
EP0419932A3 (en) 1991-08-21

Similar Documents

Publication Publication Date Title
DE19728726B4 (en) Robot controller and its control method
DE2411963C3 (en) Electronic data processing system with a priority control circuit with changeable control blocks
EP0333123B1 (en) Modulary structured ISDN communication system
DE2251876C3 (en) Electronic data processing system
DE4410775C2 (en) Control unit and operating method of an operating system for this control unit
DE3318667C1 (en) Electronic keyboard musical instrument and method for its operation
DE4011745A1 (en) Task performance recorder for multi-tasking operating system protocol - includes stores for interrupt information of sizes of task selection interrupts and information on system calls
EP0829046B1 (en) Method and system for setting up user programs as well as user computer in a computer net
DE2908691A1 (en) DIGITAL COMPUTER
DE2514915A1 (en) DEVICE FOR THE ISSUE OF TICKETS OR THE LIKE
DE4135825C2 (en) Control arrangement for realizing a fade-in function on a display screen
DE2004886A1 (en) Sequence control unit for a data processing device working in parallel
DE2911909C2 (en) Digital data processing device
DE1549474B2 (en) Arrangement in an electronic digital data processing system for executing a first command and simultaneous decoding of a following command
DE3040008A1 (en) NUMERIC MACHINE TOOL CONTROL
EP0799441B1 (en) System for controlling technical processes
DE10059475A1 (en) Information processing device and storage device attached to a vehicle
EP0419932B1 (en) Control of the allocation in time of data processing power in a computer system
EP0303869A1 (en) Digital communication system with a modular structure comprising technical operation communication means
DE2751307C2 (en) Device for controlling an IS glass forming machine
DE3040032C2 (en) Calculator with speech output
DE2938929A1 (en) DV SYSTEM
DE2642251A1 (en) Control device for computer controlled-machine tool - has number of program blocks with registers in which all data are recorded in case of interruption
EP0217358A2 (en) Method and circuitry for the contents addressing of a memory
DE3426902A1 (en) Circuit arrangement for configuring peripheral units in a data-processing system

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

AK Designated contracting states

Kind code of ref document: A2

Designated state(s): AT BE CH DE ES FR GB IT LI NL SE

PUAL Search report despatched

Free format text: ORIGINAL CODE: 0009013

AK Designated contracting states

Kind code of ref document: A3

Designated state(s): AT BE CH DE ES FR GB IT LI NL SE

17P Request for examination filed

Effective date: 19920111

RAP3 Party data changed (applicant data changed or rights of an application transferred)

Owner name: ALCATEL SEL AKTIENGESELLSCHAFT

Owner name: ALCATEL N.V.

17Q First examination report despatched

Effective date: 19950420

GRAG Despatch of communication of intention to grant

Free format text: ORIGINAL CODE: EPIDOS AGRA

GRAG Despatch of communication of intention to grant

Free format text: ORIGINAL CODE: EPIDOS AGRA

GRAH Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOS IGRA

RAP1 Party data changed (applicant data changed or rights of an application transferred)

Owner name: ALCATEL

GRAH Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOS IGRA

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): AT BE CH DE ES FR GB IT LI NL SE

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: SE

Free format text: THE PATENT HAS BEEN ANNULLED BY A DECISION OF A NATIONAL AUTHORITY

Effective date: 20000405

REF Corresponds to:

Ref document number: 191573

Country of ref document: AT

Date of ref document: 20000415

Kind code of ref document: T

REG Reference to a national code

Ref country code: CH

Ref legal event code: EP

REF Corresponds to:

Ref document number: 59010902

Country of ref document: DE

Date of ref document: 20000511

ITF It: translation for a ep patent filed

Owner name: JACOBACCI & PERANI S.P.A.

GBT Gb: translation of ep patent filed (gb section 77(6)(a)/1977)

Effective date: 20000515

REG Reference to a national code

Ref country code: ES

Ref legal event code: FG2A

Ref document number: 2144393

Country of ref document: ES

Kind code of ref document: T3

ET Fr: translation filed
PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: AT

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20000911

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: BE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20000930

Ref country code: CH

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20000930

Ref country code: LI

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20000930

PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

26N No opposition filed
BERE Be: lapsed

Owner name: ALCATEL

Effective date: 20000930

REG Reference to a national code

Ref country code: CH

Ref legal event code: PL

EUG Se: european patent has lapsed

Ref document number: 90117467.2

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: NL

Payment date: 20011016

Year of fee payment: 12

REG Reference to a national code

Ref country code: GB

Ref legal event code: IF02

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: NL

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20030401

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: ES

Payment date: 20090922

Year of fee payment: 20

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: GB

Payment date: 20090922

Year of fee payment: 20

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: DE

Payment date: 20090922

Year of fee payment: 20

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: IT

Payment date: 20090926

Year of fee payment: 20

REG Reference to a national code

Ref country code: GB

Ref legal event code: PE20

Expiry date: 20100910

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: GB

Free format text: LAPSE BECAUSE OF EXPIRATION OF PROTECTION

Effective date: 20100910

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: FR

Payment date: 20091001

Year of fee payment: 20

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: DE

Free format text: LAPSE BECAUSE OF EXPIRATION OF PROTECTION

Effective date: 20100911

REG Reference to a national code

Ref country code: ES

Ref legal event code: FD2A

Effective date: 20130723

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: ES

Free format text: LAPSE BECAUSE OF EXPIRATION OF PROTECTION

Effective date: 20100912