EP0198341A3 - Digital data processing circuit having a bit reverse function - Google Patents

Digital data processing circuit having a bit reverse function Download PDF

Info

Publication number
EP0198341A3
EP0198341A3 EP86104525A EP86104525A EP0198341A3 EP 0198341 A3 EP0198341 A3 EP 0198341A3 EP 86104525 A EP86104525 A EP 86104525A EP 86104525 A EP86104525 A EP 86104525A EP 0198341 A3 EP0198341 A3 EP 0198341A3
Authority
EP
European Patent Office
Prior art keywords
data processing
processing circuit
digital data
reverse function
bit reverse
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
EP86104525A
Other versions
EP0198341B1 (en
EP0198341A2 (en
Inventor
Katsuhiko Neki
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Publication of EP0198341A2 publication Critical patent/EP0198341A2/en
Publication of EP0198341A3 publication Critical patent/EP0198341A3/en
Application granted granted Critical
Publication of EP0198341B1 publication Critical patent/EP0198341B1/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/76—Arrangements for rearranging, permuting or selecting data according to predetermined rules, independently of the content of the data
    • G06F7/768—Data position reversal, e.g. bit reversal, byte swapping
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F5/00—Methods or arrangements for data conversion without changing the order or content of the data handled
    • G06F5/01—Methods or arrangements for data conversion without changing the order or content of the data handled for shifting, e.g. justifying, scaling, normalising
    • G06F5/015—Methods or arrangements for data conversion without changing the order or content of the data handled for shifting, e.g. justifying, scaling, normalising having at least two separately controlled shifting levels, e.g. using shifting matrices

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Complex Calculations (AREA)
  • Dram (AREA)
  • Shift Register Type Memory (AREA)
EP86104525A 1985-04-03 1986-04-03 Digital data processing circuit having a bit reverse function Expired - Lifetime EP0198341B1 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP7023085 1985-04-03
JP70230/85 1985-04-03

Publications (3)

Publication Number Publication Date
EP0198341A2 EP0198341A2 (en) 1986-10-22
EP0198341A3 true EP0198341A3 (en) 1988-04-13
EP0198341B1 EP0198341B1 (en) 1992-07-15

Family

ID=13425549

Family Applications (1)

Application Number Title Priority Date Filing Date
EP86104525A Expired - Lifetime EP0198341B1 (en) 1985-04-03 1986-04-03 Digital data processing circuit having a bit reverse function

Country Status (4)

Country Link
US (1) US4984189A (en)
EP (1) EP0198341B1 (en)
JP (1) JPS6231472A (en)
DE (1) DE3685982T2 (en)

Families Citing this family (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
AU610934B2 (en) * 1987-08-21 1991-05-30 Commonwealth Scientific And Industrial Research Organisation A transform processing circuit
US4811369A (en) * 1987-09-02 1989-03-07 Raytheon Company Bit reversing apparatus
US5377248A (en) * 1988-11-29 1994-12-27 Brooks; David R. Successive-approximation register
GB2229832B (en) * 1989-03-30 1993-04-07 Intel Corp Byte swap instruction for memory format conversion within a microprocessor
JPH0337715A (en) * 1989-07-05 1991-02-19 Fujitsu Ltd Bit order inverting circuit
US5450604A (en) * 1992-12-18 1995-09-12 Xerox Corporation Data rotation using parallel to serial units that receive data from memory units and rotation buffer that provides rotated data to memory units
US5465222A (en) * 1994-02-14 1995-11-07 Tektronix, Inc. Barrel shifter or multiply/divide IC structure
US5652718A (en) * 1995-05-26 1997-07-29 National Semiconductor Corporation Barrel shifter
US5682340A (en) * 1995-07-03 1997-10-28 Motorola, Inc. Low power consumption circuit and method of operation for implementing shifts and bit reversals
US5745744A (en) * 1995-10-12 1998-04-28 International Business Machines Corporation High speed mask generation using selection logic
TW468269B (en) * 1999-01-28 2001-12-11 Semiconductor Energy Lab Serial-to-parallel conversion circuit, and semiconductor display device employing the same
US6895420B1 (en) * 2000-02-16 2005-05-17 Hewlett-Packard Development Company, L.P. Apparatus and method for sharing data FET for a four-way multiplexer
US6622242B1 (en) 2000-04-07 2003-09-16 Sun Microsystems, Inc. System and method for performing generalized operations in connection with bits units of a data word
KR100747069B1 (en) * 2002-04-19 2007-08-07 권형식 A wooder pillow to which jade is attached for applying a poultice
US7503046B2 (en) * 2003-04-23 2009-03-10 Micron Technology, Inc. Method of obtaining interleave interval for two data values
US7680124B2 (en) * 2004-07-30 2010-03-16 Agere Systems Inc. Frame mapping scheduler for scheduling data blocks using a mapping table and a weight table
JP2008530663A (en) * 2005-02-11 2008-08-07 ユニバーサル データ プロテクション コーポレーション Microprocessor data security method and system
US20070177433A1 (en) * 2005-09-07 2007-08-02 Jean-Francois Poirier Method and system for data security of recording media
FR2892877B1 (en) * 2005-10-28 2008-01-11 Centre Nat Rech Scient ROUTER AND ROUTING NETWORK

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3812467A (en) * 1972-09-25 1974-05-21 Goodyear Aerospace Corp Permutation network
US4181976A (en) * 1978-10-10 1980-01-01 Raytheon Company Bit reversing apparatus

Family Cites Families (27)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3816729A (en) * 1969-10-06 1974-06-11 Raytheon Co Real time fourier transformation apparatus
US3673399A (en) * 1970-05-28 1972-06-27 Ibm Fft processor with unique addressing
US3721812A (en) * 1971-03-29 1973-03-20 Interstate Electronics Corp Fast fourier transform computer and method for simultaneously processing two independent sets of data
US3731284A (en) * 1971-12-27 1973-05-01 Bell Telephone Labor Inc Method and apparatus for reordering data
US3875391A (en) * 1973-11-02 1975-04-01 Raytheon Co Pipeline signal processor
US3961750A (en) * 1974-04-05 1976-06-08 Signetics Corporation Expandable parallel binary shifter/rotator
FR2303326A1 (en) * 1975-03-05 1976-10-01 Trt Telecom Radio Electr DISCREET FOURIER TRANSFORM CALCULATION DEVICE
US4278837A (en) * 1977-10-31 1981-07-14 Best Robert M Crypto microprocessor for executing enciphered programs
US4168396A (en) * 1977-10-31 1979-09-18 Best Robert M Microprocessor for executing enciphered programs
US4159528A (en) * 1978-03-22 1979-06-26 Rca Corporation Parallel transfer analyzer for performing the chirp Z transform
US4231102A (en) * 1978-12-21 1980-10-28 Raytheon Company Cordic FFT processor
US4465901A (en) * 1979-06-04 1984-08-14 Best Robert M Crypto microprocessor that executes enciphered programs
FR2461304A1 (en) * 1979-07-12 1981-01-30 Ibm France APPARATUS FOR CALCULATING A TWO-DIMENSIONAL DISCRETE FOURIER TRANSFORMATION
JPS5652441A (en) * 1979-10-05 1981-05-11 Pioneer Electronic Corp Programmable bit shift circuit
US4298950A (en) * 1979-10-12 1981-11-03 Westinghouse Electric Corp. Multipoint pipeline processor for computing the discrete fourier transform
US4282581A (en) * 1979-10-15 1981-08-04 Sperry Corporation Automatic overflow/imminent overflow detector
JPS5750049A (en) * 1980-09-09 1982-03-24 Toshiba Corp Shifting circuit
DE3037359A1 (en) * 1980-09-30 1982-04-29 Heinrich-Hertz-Institut für Nachrichtentechnik Berlin GmbH, 1000 Berlin ARCHITECTURAL UNIT, ESPECIALLY FOR SLIDING OPERATIONS
US4396994A (en) * 1980-12-31 1983-08-02 Bell Telephone Laboratories, Incorporated Data shifting and rotating apparatus
US4534009A (en) * 1982-05-10 1985-08-06 The United States Of America As Represented By The Secretary Of The Navy Pipelined FFT processor
JPS59216245A (en) * 1983-05-25 1984-12-06 Nec Corp Normalizing circuit
JPS59218578A (en) * 1983-05-26 1984-12-08 Toshiba Corp Fft address generating device
US4583197A (en) * 1983-06-30 1986-04-15 International Business Machines Corporation Multi-stage pass transistor shifter/rotator
US4653019A (en) * 1984-04-19 1987-03-24 Concurrent Computer Corporation High speed barrel shifter
US4598170A (en) * 1984-05-17 1986-07-01 Motorola, Inc. Secure microprocessor
JPS6132139A (en) * 1984-07-24 1986-02-14 Nec Corp Two-way barrel shift circuit
US4636976A (en) * 1984-09-28 1987-01-13 Data General Corporation Bit shifting apparatus

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3812467A (en) * 1972-09-25 1974-05-21 Goodyear Aerospace Corp Permutation network
US4181976A (en) * 1978-10-10 1980-01-01 Raytheon Company Bit reversing apparatus

Non-Patent Citations (2)

* Cited by examiner, † Cited by third party
Title
ELECTRONIC DESIGN, vol. 32, no. 1, 12th January 1984, pages 385-389,391, Rochelle Park, US; B. BAILEY: "Barrel-shifter IC manipulates up to 32 bits" *
IBM TECHNICAL DISCLOSURE BULLETIN, vol. 21, no. 4, September 1978, pages 1379,1380, New York, US; J.E. GERSBACH: "High-speed shifter array" *

Also Published As

Publication number Publication date
EP0198341B1 (en) 1992-07-15
DE3685982D1 (en) 1992-08-20
JPS6231472A (en) 1987-02-10
EP0198341A2 (en) 1986-10-22
US4984189A (en) 1991-01-08
DE3685982T2 (en) 1993-03-04

Similar Documents

Publication Publication Date Title
EP0198341A3 (en) Digital data processing circuit having a bit reverse function
EP0284356A3 (en) A data output circuit
GB8530034D0 (en) Digital data processor
GB8523903D0 (en) Digital data transmission
GB8400922D0 (en) Digital data receiver
GB8429500D0 (en) Digital computer
AU576159B2 (en) Data encoding/decoding circuit
GB8428443D0 (en) Data processing
GB8604483D0 (en) Processing timecode data
GB8613300D0 (en) Processing data
GB2218507B (en) Digital data processing
GB2180074B (en) Digital data output from a camera
EP0182717A3 (en) A read only memory circuit
GB8604687D0 (en) Coding digital data
GB2139438B (en) Digital data recovery circuits
EP0229948A3 (en) Circuit for serial data transmission
GB8600104D0 (en) Electronic information technology
GB2173364B (en) Digital zero if circuit
EP0222132A3 (en) Digital data separator
DE3568677D1 (en) Data signal correction circuit
GB2183067B (en) Data processing
EP0199890A3 (en) A self-sequencing logic circuit
GB2155223B (en) A circuit
EP0195283A3 (en) Circuit arrangement for segmenting a binary image
GB2177280B (en) Digital data transmission

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

17P Request for examination filed

Effective date: 19860403

AK Designated contracting states

Kind code of ref document: A2

Designated state(s): DE FR GB

PUAL Search report despatched

Free format text: ORIGINAL CODE: 0009013

AK Designated contracting states

Kind code of ref document: A3

Designated state(s): DE FR GB

17Q First examination report despatched

Effective date: 19900725

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): DE FR GB

ET Fr: translation filed
REF Corresponds to:

Ref document number: 3685982

Country of ref document: DE

Date of ref document: 19920820

PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

26N No opposition filed
REG Reference to a national code

Ref country code: GB

Ref legal event code: IF02

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: GB

Payment date: 20020404

Year of fee payment: 17

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: FR

Payment date: 20020410

Year of fee payment: 17

Ref country code: DE

Payment date: 20020410

Year of fee payment: 17

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: GB

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20030403

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: DE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20031101

GBPC Gb: european patent ceased through non-payment of renewal fee

Effective date: 20030403

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: FR

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20031231

REG Reference to a national code

Ref country code: FR

Ref legal event code: ST