DE4038217A1 - Differential amplifier with multiple differential stages - uses cross connection of inputs with voltage offsets to provide large linear characteristic - Google Patents
Differential amplifier with multiple differential stages - uses cross connection of inputs with voltage offsets to provide large linear characteristicInfo
- Publication number
- DE4038217A1 DE4038217A1 DE19904038217 DE4038217A DE4038217A1 DE 4038217 A1 DE4038217 A1 DE 4038217A1 DE 19904038217 DE19904038217 DE 19904038217 DE 4038217 A DE4038217 A DE 4038217A DE 4038217 A1 DE4038217 A1 DE 4038217A1
- Authority
- DE
- Germany
- Prior art keywords
- differential
- connection
- input
- differential amplifier
- stages
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F1/00—Details of amplifiers with only discharge tubes, only semiconductor devices or only unspecified devices as amplifying elements
- H03F1/32—Modifications of amplifiers to reduce non-linear distortion
- H03F1/3211—Modifications of amplifiers to reduce non-linear distortion in differential amplifiers
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F1/00—Details of amplifiers with only discharge tubes, only semiconductor devices or only unspecified devices as amplifying elements
- H03F1/02—Modifications of amplifiers to raise the efficiency, e.g. gliding Class A stages, use of an auxiliary oscillation
- H03F1/0205—Modifications of amplifiers to raise the efficiency, e.g. gliding Class A stages, use of an auxiliary oscillation in transistor amplifiers
- H03F1/0277—Selecting one or more amplifiers from a plurality of amplifiers
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F3/00—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
- H03F3/45—Differential amplifiers
- H03F3/45071—Differential amplifiers with semiconductor devices only
- H03F3/45076—Differential amplifiers with semiconductor devices only characterised by the way of implementation of the active amplifying circuit in the differential amplifier
- H03F3/4508—Differential amplifiers with semiconductor devices only characterised by the way of implementation of the active amplifying circuit in the differential amplifier using bipolar transistors as the active amplifying circuit
- H03F3/45085—Long tailed pairs
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F2203/00—Indexing scheme relating to amplifiers with only discharge tubes or only semiconductor devices as amplifying elements covered by H03F3/00
- H03F2203/45—Indexing scheme relating to differential amplifiers
- H03F2203/45371—Indexing scheme relating to differential amplifiers the AAC comprising parallel coupled multiple transistors at their source and gate and drain or at their base and emitter and collector, e.g. in a cascode dif amp, only those forming the composite common source transistor or the composite common emitter transistor respectively
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F2203/00—Indexing scheme relating to amplifiers with only discharge tubes or only semiconductor devices as amplifying elements covered by H03F3/00
- H03F2203/45—Indexing scheme relating to differential amplifiers
- H03F2203/45581—Indexing scheme relating to differential amplifiers the IC comprising one or more resistors as level shifters
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F2203/00—Indexing scheme relating to amplifiers with only discharge tubes or only semiconductor devices as amplifying elements covered by H03F3/00
- H03F2203/45—Indexing scheme relating to differential amplifiers
- H03F2203/45612—Indexing scheme relating to differential amplifiers the IC comprising one or more input source followers as input stages in the IC
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Nonlinear Science (AREA)
- Amplifiers (AREA)
Abstract
Description
Die Erfindung betrifft einen Differenzverstärker mit erweitertem Aussteuerbereich für Verstärker, Mischer, Multiplizierer, Regelschaltungen usw.The invention relates to a differential amplifier Extended control range for amplifiers, mixers, Multipliers, control circuits, etc.
Da Verstärker grundsätzlich nichtlineare Elemente sind, ist der Bereich der Eingangsspannung, für die eine hin reichend lineare Charakteristik gilt, beschränkt.Since amplifiers are basically non-linear elements, is the range of input voltage for which one is going sufficient linear characteristic applies, limited.
So beträgt z. B. der Linearitätsbereich der Eingangsspan nung für die Differenzstufe aus bipolaren Silizium- Transistoren nur etwa 10 bis 15 mV. Zwar kann der Li nearitätsbereich durch Stromgegenkopplung mit Reihenwi derständen vergrößert werden, doch ergibt eine solche Lösung geringere Verstärkung, Nachteile im Rauschver halten und die Fähigkeit zur Verstärkungsregelung geht drastisch zurück.So is z. B. the linearity range of the input span for the differential stage made of bipolar silicon Transistors only about 10 to 15 mV. The Li nearity range through negative current feedback with series wi can be enlarged, but such results Solution lower gain, disadvantages in noise reduction hold and the ability to control gain goes drastically back.
Der Erfindung liegt die Aufgabe zugrunde, einen Diffe renzverstärker anzugeben, dessen Eingangsspannungsbe reich vergrößert werden kann, ohne durch Stromgegen kopplung an Verstärkung einzubüßen und ohne die Fähig keit zur Verstärkungsregelung zu verlieren. Diese Auf gabe wird erfindungsgemäß durch die Merkmale des An spruchs 1 gelöst.The invention has for its object a diff to specify the limit amplifier whose input voltage range can be enlarged without counter current loss of coupling to gain and without the ability loss of gain control. This on gift is according to the invention by the features of the spell 1 solved.
Die Erfindung wird im folgenden anhand von Ausführungs beispielen erläutert. In der zugehörigen Zeichnung zei genThe invention is based on execution examples explained. In the accompanying drawing gene
Fig. 1 die prinzipielle Schaltungsanordnung zum er sten Anspruch; Figure 1 shows the basic circuit arrangement for he most claim.
Fig. 2 zwei Differenzstufen mit entgegengesetzt gleichen Offset-Spannungen; FIG. 2 shows two differential stages with equal and opposite offset voltages;
Fig. 3 einen Differenzverstärker mit 5 Transistor- Differenzstufen und Offset-Spannungserzeugung über Widerständen; Fig. 3 is a differential amplifier with transistor differential stage 5 and the offset voltage generation via resistors;
Fig. 4 den Verlauf der Ausgangsströme für das letzt genannte Beispiel. Fig. 4 shows the course of the output currents for the latter example.
In Fig. 1 ist eine Verknüpfung von n Differenzstufen F1, F2, ... Fn dargestellt. Der erste Eingangsanschluß A des Differenzverstärkers ist über je eine Offset-Span nungsquelle V1a, V2a, ... Vna mit je einem ersten Ein gangsanschluß A1, A2, .... An einer Differenzstufe F1, F2, ... Fn verbunden. Der zweite Eingangsanschluß B ist entsprechend über je eine zweite Offset-Spannungsquelle V1b, V2b, ... Vnb mit je einem zweiten Eingangsanschluß B1, B2, ... Bn verbunden. Die ersten Ausgangsanschlüsse C1, C2, ... Cn der Differenzstufen sind zum Ausgangsan schluß C des Differenzverstärkers zusammengefügt. Ebenso sind die zweiten Ausgangsanschlüsse D1, D2, ... Dn zum gemeinsamen, zweiten Ausgangsanschluß D verbun den. Ferner besitzen die Differenzstufen F1, F2, ... Fn je einen Versorgungseingang E1, E2, ... En zur Stromeinspeisung, der von je einer Stromquelle I1, I2, ... In oder stromliefernden Schaltung gespeist wird. In Fig. 1 is a combination of n differential stages F 1, F 2, ... Fn shown. The first input connection A of the differential amplifier is via an offset voltage source V 1 a, V 2 a, ... Vna, each with a first input connection A 1 , A 2 , .... At a differential stage F 1 , F 2 , ... Fn connected. Correspondingly, the second input connection B is connected to a second input connection B 1 , B 2 , ... Bn via a second offset voltage source V 1 b, V 2 b, ... Vnb. The first output connections C 1 , C 2 , ... Cn of the differential stages are connected to the output connection C of the differential amplifier. Likewise, the second output connections D 1 , D 2 ,... Dn are connected to the common, second output connection D. Furthermore, the differential stages F 1 , F 2 , ... Fn each have a supply input E 1 , E 2 , ... En for current feed, which is fed by a current source I 1 , I 2 , ... In or current-supplying circuit .
Die Haupteigenschaft einer Differenzstufe Fi besteht darin, den Strom Ii, der dem Versorgungsanschluß Ei zu geführt wird, in Abhängigkeit von der an die Eingangs anschlüsse Ai, Bi angelegten Eingangsspannung auf die beiden Ausgangsanschlüsse Ci und Di zu verteilen. Dabei wird eine symmetrische Kennlinie vorausgesetzt, d. h., daß bei Eingangsspannung null beide Ausgangsströme untereinander gleich sind. Durch die zugefügten Offset- Spannungen Via, Vib wird diese Symmetrie gestört. Trägt man die Ausgangsströme einer Differenzstufe über der Spannung zwischen den gemeinsamen Eingangsanschlüssen A, B auf, so befindet sich der Punkt der Strom gleichheit an der Stelle der Summe der zugefügten Off set-Spannungen. Dabei spielt es an sich keine Rolle, ob die Offset-Spannung einseitig in Form einer einzigen Spannungsquelle Via oder Vib oder in Form zweier Kompo nenten auf beiden Seiten der Differenzstufe zugefügt wird, wie in den Fig. 1 und 2 dargestellt. Die in Fig. 3 näher ausgeführte Schaltung beschränkt sich auf ein seitig zugefügte Offset-Spannungen. Es ist erfindungsgemäß vorgesehen, daß zu jeder Differenzstufe Fi mit einer Offset-Spannung Vi eine Differenzstufe Fj mit der Offset-Spannung Vj = -Vi vorgesehen ist, wie es auch in Fig. 2 schematisch dargestellt ist. Nur wenn die Anzahl der Differenzstufen ungerade ist, verbleibt eine ohne Partner. Diese muß dann die Offset-Spannung null haben, d. h. es dürfen keine Offset-Spannungen eingefügt werden oder sie müssen entgegengesetzt gleich sein. Wählt man für die Differenzstufen mit entgegenge setzt gleicher Offset-Spannung gleiche Arbeitsströme Ii = Ij, dann muß die Kennlinie der beiden Gesamt-Aus gangsströme, die die Ausgangsanschlüsse C und D durch fließen, symmetrisch sein. The main property of a differential stage Fi is to distribute the current Ii, which is fed to the supply connection Ei, as a function of the input voltage applied to the input connections Ai, Bi, over the two output connections Ci and Di. A symmetrical characteristic curve is assumed, that is, with zero input voltage, both output currents are identical to one another. This symmetry is disturbed by the added offset voltages Via, Vib. If you apply the output currents of a differential stage above the voltage between the common input connections A, B, then the point of current equality is at the point of the sum of the offset voltages added. It does not matter whether the offset voltage is added on one side in the form of a single voltage source Via or Vib or in the form of two components on both sides of the differential stage, as shown in FIGS . 1 and 2. The circuit detailed in FIG. 3 is limited to offset voltages added on one side. It is provided according to the invention that a differential stage Fj with the offset voltage Vj = -Vi is provided for each differential stage Fi with an offset voltage Vi, as is also shown schematically in FIG. 2. Only if the number of difference levels is odd does one remain without a partner. This must then have the offset voltage zero, ie no offset voltages may be inserted or they must be opposite in the same way. If one chooses the same working currents Ii = Ij for the differential stages with the same offset voltage, the characteristic curve of the two total output currents flowing through the output connections C and D must be symmetrical.
In Fig. 3 ist eine Anordnung mit fünf Differenzstufen F1, F2, ... F5 aus bipolaren Transistoren dargestellt. Die Eingangsanschlüsse A, B sind an Emitterfolger V1, V2 angeschlossen, die von einer Signalquelle Si ge speist werden. Zwei Reihenschaltungen von je zwei Wi derständen Ra1, Ra2 bzw. Rb1, Rb2 sind am Anschluß A bzw. B angeschlossen. Eine Stromquelle Ia bzw. Ib lei tet Strom in die zugeordnete Reihenschaltung, erzeugt somit Spannungsabfälle über deren Widerständen und lie fert gleichzeitig den Arbeitsstrom für den Emitter folger V1 bzw. V2. Fünf weitere Stromquellen I1, I2, ... I5 versorgen die Differenzstufen F1, F2, ... F5 mit Arbeitsstrom. Der zweite Eingangsanschluß B1 bzw. B2 der Differenzstufen F1, F2 ist mit dem Eingangsanschluß B verbunden, während der erste Eingangsanschluß A1 bzw. A2 an Anzapfungen der ersten Reihenschaltung Ra1, Ra2 gelegt ist. Der erste Eingangsanschluß A4 bzw. A5 der vierten bzw. fünften Differenzstufe F4, F5 ist mit dem Eingangsanschluß A verbunden, während der zweite Ein gangsanschluß B4 bzw. B5 an Anzapfungen der zweiten Reihenschaltung Rb1, Rb2 gelegt ist. Die Eingangsan schlüsse A3, B3 der dritten Differenzstufe F3 sind di rekt mit den Eingangsanschlüssen A, B verbunden.In Fig. 3 is an arrangement with five differential stages F 1, F 2, ... F shown for bipolar transistors 5. The input connections A, B are connected to emitter followers V 1 , V 2 , which are fed by a signal source Si. Two series connections of two Wi resistors Ra 1 , Ra 2 and Rb 1 , Rb 2 are connected to connection A and B, respectively. A current source Ia or Ib conducts current into the associated series circuit, thus generating voltage drops across its resistors and at the same time delivering the working current for the emitter follower V 1 or V 2 . Five further current sources I 1 , I 2 , ... I 5 supply the differential stages F 1 , F 2 , ... F 5 with working current. The second input connection B 1 or B 2 of the differential stages F 1 , F 2 is connected to the input connection B, while the first input connection A 1 or A 2 is connected to taps of the first series circuit Ra 1 , Ra 2 . The first input connection A 4 or A 5 of the fourth or fifth differential stage F 4 , F 5 is connected to the input connection A, while the second input connection B 4 or B 5 is connected to taps of the second series circuit Rb 1 , Rb 2 . The input connections A 3 , B 3 of the third differential stage F 3 are di rectly connected to the input connections A, B.
Für die Symmetrie der Anordnung ist es erforderlich, daß Ra1 = Rb1, Ra2 = Rb2, Ia = Ib, I1 = I5, I2 = I4 ist. Fig. 4 zeigt an einem Beispiel die Abhängigkeit der Ströme IC, IC1, IC2, ... IC5 von der Eingangsspan nung VAB, wobei der Index den Anschluß bezeichnet, durch den der betreffende Strom fließt. Für die Berech nung wurden folgende Werte angenommen: Ia = Ib = 6 µA, I1 = I5 = 8,64 µA, I2 = I4 = 6,55 µA, I3 = 6,34 µA, Ra1 = Rb1 = 10570 Ω, Ra2 = Rb2 = 11 660 Ω. Die Steilheit d(IC)/d(VAB) der Kennlinie weicht in diesem Beispiel maximal um ±1% vom Nennwert ab. Gegenüber der einfa chen Differenzstufe ergibt sich eine 17,9fache Ver größerung des zulässigen Eingangsspannungsbereiches.For the symmetry of the arrangement it is necessary that Ra 1 = Rb 1 , Ra 2 = Rb 2 , Ia = Ib, I 1 = I 5 , I 2 = I 4 . Fig. 4 shows an example of the dependence of the currents IC, IC 1 , IC 2 , ... IC 5 on the input voltage VAB, the index designating the terminal through which the current in question flows. The following values were assumed for the calculation: Ia = Ib = 6 µA, I 1 = I 5 = 8.64 µA, I 2 = I 4 = 6.55 µA, I 3 = 6.34 µA, Ra 1 = Rb 1 = 10570 Ω, Ra 2 = Rb 2 = 11 660 Ω. In this example, the slope d (IC) / d (VAB) of the characteristic curve deviates by a maximum of ± 1% from the nominal value. Compared to the simple differential level, there is a 17.9-fold increase in the permissible input voltage range.
Variiert man die Ströme I1 I2 ... I5 gleichsinnig, d. h. unter Wahrung ihrer Verhältnisse, so wird die Steilheit der Kennlinie ohne Verlust an Aussteuerbe reich in gleichem Maße variiert. Infolgedessen kann die erfindungsgemäße Schaltung im Gegensatz zu einer Differenzstufe, die durch Emitterwiderstände gegenge koppelt ist, für Aufgaben der Regelung, Multiplikation und Mischung ohne Einschränkungen verwendet werden.Varying the currents I 1 I 2 ... I 5 in the same direction, ie while maintaining their ratios, the steepness of the characteristic curve is varied to the same extent without loss of modulation range. As a result, the circuit according to the invention, in contrast to a differential stage which is coupled against one another by emitter resistors, can be used for tasks of regulation, multiplication and mixing without restrictions.
Claims (4)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE19904038217 DE4038217A1 (en) | 1989-12-18 | 1990-11-30 | Differential amplifier with multiple differential stages - uses cross connection of inputs with voltage offsets to provide large linear characteristic |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE3941676 | 1989-12-18 | ||
DE19904038217 DE4038217A1 (en) | 1989-12-18 | 1990-11-30 | Differential amplifier with multiple differential stages - uses cross connection of inputs with voltage offsets to provide large linear characteristic |
Publications (2)
Publication Number | Publication Date |
---|---|
DE4038217A1 true DE4038217A1 (en) | 1991-06-20 |
DE4038217C2 DE4038217C2 (en) | 1993-08-12 |
Family
ID=25888091
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
DE19904038217 Granted DE4038217A1 (en) | 1989-12-18 | 1990-11-30 | Differential amplifier with multiple differential stages - uses cross connection of inputs with voltage offsets to provide large linear characteristic |
Country Status (1)
Country | Link |
---|---|
DE (1) | DE4038217A1 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0777322A1 (en) * | 1995-11-29 | 1997-06-04 | Philips Composants Et Semiconducteurs | Voltage amplifier with wide dynamic range and A/D converter using such amplifier |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE102008056562B4 (en) | 2008-11-10 | 2016-02-04 | Atmel Corp. | circuit |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4460872A (en) * | 1981-12-03 | 1984-07-17 | Inventab Audio Kb | Low noise differential amplifier |
DE3409820C2 (en) * | 1984-03-17 | 1986-05-07 | Telefunken electronic GmbH, 7100 Heilbronn | Photo current amplifier |
DE3522416A1 (en) * | 1985-06-22 | 1987-01-02 | Standard Elektrik Lorenz Ag | Controllable broadband amplifier circuit |
-
1990
- 1990-11-30 DE DE19904038217 patent/DE4038217A1/en active Granted
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4460872A (en) * | 1981-12-03 | 1984-07-17 | Inventab Audio Kb | Low noise differential amplifier |
DE3409820C2 (en) * | 1984-03-17 | 1986-05-07 | Telefunken electronic GmbH, 7100 Heilbronn | Photo current amplifier |
DE3522416A1 (en) * | 1985-06-22 | 1987-01-02 | Standard Elektrik Lorenz Ag | Controllable broadband amplifier circuit |
Non-Patent Citations (2)
Title |
---|
JP 60-103706 A. In: Patents Abstr. of Japan, Sect. E., Vol. 9 (1985), Nr. 255 (E-349) * |
JP 62-190908 A. In: Patents Abstr. of Japan, Sect. E., Vol. 12 (1988), Nr. 38 (E-580) * |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0777322A1 (en) * | 1995-11-29 | 1997-06-04 | Philips Composants Et Semiconducteurs | Voltage amplifier with wide dynamic range and A/D converter using such amplifier |
US5774086A (en) * | 1995-11-29 | 1998-06-30 | U.S. Philips Corporation | Voltage amplifier having a large range of variations, and A/D converter comprising such an amplifier |
Also Published As
Publication number | Publication date |
---|---|
DE4038217C2 (en) | 1993-08-12 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE3103969C2 (en) | "Supply voltage driver for a differential amplifier" | |
EP0356556B1 (en) | Multi-input four quadrant multiplier | |
DE1901804B2 (en) | STABILIZED DIFFERENTIAL AMPLIFIER | |
DE2551068B2 (en) | Method for reducing the distortions occurring when overdriving a differential amplifier and operational amplifier arrangement for carrying out the method | |
DE3024142C2 (en) | ||
EP0213634B1 (en) | Controlled-current source arrangement | |
DE3027071A1 (en) | Reduced third harmonics distortion amplifier circuit - has two pairs of common emitter transistors with DC bias in fixed ratio and balanced or unbalanced options | |
DE2363624A1 (en) | CIRCUIT ARRANGEMENT FOR SUBTRACTING A MULTIPLE FIRST INPUT CURRENT FROM A SECOND INPUT CURRENT | |
DE2852567C2 (en) | An amplifier having a first and a second amplifier element | |
CH644233A5 (en) | Circuit for converting digital signals, especially pcm signals in these related analog signals, with an r-2r chain network. | |
DE3302991A1 (en) | TRIGONOMETRIC FUNCTION GENERATOR | |
DE4038217A1 (en) | Differential amplifier with multiple differential stages - uses cross connection of inputs with voltage offsets to provide large linear characteristic | |
DE3334243A1 (en) | CAPACITIVE, COMPLEX RESISTANCE | |
DE2617488A1 (en) | CIRCUIT ARRANGEMENT FOR TEMPERATURE COMPENSATION IN A QUARTZ OSCILLATOR | |
DE3329665C2 (en) | ||
DE2924171A1 (en) | MONOLITHICALLY INTEGRATED TRANSISTOR AMPLIFIER | |
DE2060192B2 (en) | CIRCUIT ARRANGEMENT FOR DELAY-FREE GAIN CONTROL | |
EP0577057B1 (en) | Line termination of a telephone line | |
DE3611548A1 (en) | Current mirror circuit | |
DE4101577A1 (en) | Transconductance amplifier, e.g. for variable limit frequency filter - has seven current mirrors and two PNP input transistors providing inverting and non=inverting inputs | |
DE3339486C2 (en) | ||
DE3109375A1 (en) | VARIABLE GYRATOR WITH A SINGLE AMPLIFIER | |
DE2624565C2 (en) | amplifier | |
EP0619646A2 (en) | Amplifier arrangement | |
DE2419357B2 (en) | Circuit arrangement for de-attenuation of electronic switches, in particular of semiconductor coupling elements of a telephone exchange |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
OP8 | Request for examination as to paragraph 44 patent law | ||
8127 | New person/name/address of the applicant |
Owner name: TEMIC TELEFUNKEN MICROELECTRONIC GMBH, 7100 HEILBR |
|
D2 | Grant after examination | ||
8364 | No opposition during term of opposition | ||
8327 | Change in the person/name/address of the patent owner |
Owner name: TEMIC SEMICONDUCTOR GMBH, 74072 HEILBRONN, DE |
|
8320 | Willingness to grant licenses declared (paragraph 23) | ||
8327 | Change in the person/name/address of the patent owner |
Owner name: ATMEL GERMANY GMBH, 74072 HEILBRONN, DE |
|
8327 | Change in the person/name/address of the patent owner |
Owner name: ATMEL AUTOMOTIVE GMBH, 74072 HEILBRONN, DE |
|
8339 | Ceased/non-payment of the annual fee |