DE10223203B4 - Electronic component module and method for its production - Google Patents
Electronic component module and method for its production Download PDFInfo
- Publication number
- DE10223203B4 DE10223203B4 DE10223203A DE10223203A DE10223203B4 DE 10223203 B4 DE10223203 B4 DE 10223203B4 DE 10223203 A DE10223203 A DE 10223203A DE 10223203 A DE10223203 A DE 10223203A DE 10223203 B4 DE10223203 B4 DE 10223203B4
- Authority
- DE
- Germany
- Prior art keywords
- substrate
- substrate body
- holes
- contacts
- internal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L24/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/12—Mountings, e.g. non-detachable insulating substrates
- H01L23/13—Mountings, e.g. non-detachable insulating substrates characterised by the shape
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49811—Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49827—Via connections through the substrates, e.g. pins going through the substrate, coaxial cables
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/11—Printed elements for providing electric connections to or between printed circuits
- H05K1/119—Details of rigid insulating substrates therefor, e.g. three-dimensional details
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/40—Forming printed elements for providing electric connections to or between printed circuits
- H05K3/4007—Surface contacts, e.g. bumps
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0556—Disposition
- H01L2224/05571—Disposition the external layer being disposed in a recess of the surface
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05573—Single external layer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/818—Bonding techniques
- H01L2224/81801—Soldering or alloying
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01004—Beryllium [Be]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01005—Boron [B]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/0101—Neon [Ne]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01029—Copper [Cu]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01032—Germanium [Ge]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01052—Tellurium [Te]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01057—Lanthanum [La]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01058—Cerium [Ce]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01067—Holmium [Ho]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01068—Erbium [Er]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01075—Rhenium [Re]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01082—Lead [Pb]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/014—Solder alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/12—Passive devices, e.g. 2 terminal devices
- H01L2924/1204—Optical Diode
- H01L2924/12044—OLED
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/11—Printed elements for providing electric connections to or between printed circuits
- H05K1/111—Pads for surface mounting, e.g. lay-out
- H05K1/112—Pads for surface mounting, e.g. lay-out directly combined with via connections
- H05K1/114—Pad being close to via, but not surrounding the via
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/09—Shape and layout
- H05K2201/09009—Substrate related
- H05K2201/09036—Recesses or grooves in insulating substrate
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/09—Shape and layout
- H05K2201/09009—Substrate related
- H05K2201/09045—Locally raised area or protrusion of insulating substrate
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/09—Shape and layout
- H05K2201/09009—Substrate related
- H05K2201/091—Locally and permanently deformed areas including dielectric material
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/09—Shape and layout
- H05K2201/09009—Substrate related
- H05K2201/09118—Moulded substrate
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/02—Apparatus or processes for manufacturing printed circuits in which the conductive material is applied to the surface of the insulating support and is thereafter removed from such areas of the surface which are not intended for current conducting or shielding
- H05K3/027—Apparatus or processes for manufacturing printed circuits in which the conductive material is applied to the surface of the insulating support and is thereafter removed from such areas of the surface which are not intended for current conducting or shielding the conductive material being removed by irradiation, e.g. by photons, alpha or beta particles
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/10—Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern
- H05K3/107—Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern by filling grooves in the support with conductive material
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Wire Bonding (AREA)
Abstract
Elektronisches Bauelement-Modul mit einem Anschluss-Substrat und mindestens einem elektronischen Bauelement (7) mit folgenden Merkmalen:
– ein flacher Substratkörper (1; 21, 22, 23; 31; 411; 61) besitzt auf seiner ebenen Oberseite (1a) einen Kontaktbereich mit Innenkontakten (4) für das Bauelement (7) und auf seiner Unterseite (1b) Außenkontakte (10);
– in dem Kontaktbereich sind durch Teilabtragung (2) oder Verformung des Substratmaterials jeweils vertieft angeordnete Innenkontakt-Höcker (3; 53; 63) im Abstand der Anschlüsse des Bauelementes ausgebildet, deren Spitzen im Wesentlichen mit der ursprünglich ebenen Oberfläche des Substratkörpers fluchten;
– auf den Innenkontakt-Höckern (3; 53; 63) ist jeweils durch Metallisierung ein Innenkontakt (4; 54; 64) ausgebildet und mit einer Lotschicht versehen;
– auf den Innenkontakten ist das Bauelement (7) in Flip-Chip-Technik kontaktiert und
– von den Innenkontakten (4) erstrecken sich Leiterbahnen (6, 12, 13, 14, 33, 34, 43, 44) über Durchgangslöcher (5; 42) zu den Außenkontakten (10) auf der...Electronic component module with a connection substrate and at least one electronic component (7) with the following features:
- A flat substrate body (1; 21, 22, 23; 31; 411; 61) has on its flat top (1a) a contact area with internal contacts (4) for the component (7) and on its underside (1b) external contacts (10 );
- In the contact area, partially recessed internal contact bumps (3; 53; 63) are formed at a distance from the connections of the component by partial removal (2) or deformation of the substrate material, the tips of which are essentially aligned with the originally flat surface of the substrate body;
- On the inner contact bumps (3; 53; 63) an inner contact (4; 54; 64) is formed in each case by metallization and provided with a solder layer;
- On the internal contacts, the component (7) is contacted in flip-chip technology and
- From the inner contacts (4) extend conductor tracks (6, 12, 13, 14, 33, 34, 43, 44) via through holes (5; 42) to the outer contacts (10) on the ...
Description
Die Erfindung betrifft ein elektronisches Bauelement-Modul mit einem Anschluss-Substrat und mindestens einem elektronischen Bauelement sowie ein Verfahren zu dessen Herstellung.The invention relates to an electronic Component module with a connection substrate and at least one electronic component and a method for its production.
In der
Ähnliche Polymerhöcker als Träger für Außenkontakte sind auch bei einem Anschluss-Substrat vorgesehen, das in der WO 01/82372 A1 beschrieben ist. Dort sind in dem Anschluss-Substrat größere Vertiefungen eingeformt. Da das Substrat im Bereich dieser Vertiefungen eine geringere Dicke aufweist, können Durchkontaktierungslöcher mittels Laserbohren mit geringem Aufwand hergestellt werden. Die Kontaktierung von Bauelementen auf diesem Anschluss-Substrat ist jedoch dort nicht beschrieben.Similar polymer studs as a carrier for external contacts are also provided for a connection substrate that is described in WO 01/82372 A1. There are larger depressions in the connection substrate formed. Since the substrate in the area of these depressions has a smaller thickness vias can be produced with little effort using laser drilling. The contacting of components on this connection substrate, however, is not there described.
Aus der
In der
Bei den bisher bekannten Substraten mit Polymerhöckern sind Letztere in ihrer Verteilung und Anordnung an das herkömmliche Raster anderer Anschlusselemente, insbesondere der Lotkugeln in der sogenannten BGA-Technik angepasst. Bei dieser Technik können die Rasterabstände wegen der Eigenschaften und der Verarbeitungsform der Lotkugeln nicht weiter verkleinert werden. Allerdings besteht mittlerweile ein Trend zu weiterer Miniaturisierung, wobei Halbleiterbauelemente mit Flip-Chip-Anschlüssen einen Rasterabstand von 0,2 mm und kleiner besitzen und die Rasterabstände der Kontakte auf Leiterplatten von früher 1 mm und mehr inzwischen auf 0,5 mm und weiter verkleinert wurden.With the previously known substrates with polymer bumps are the latter in their distribution and arrangement to the conventional Grid of other connection elements, especially the solder balls in adapted to the so-called BGA technology. With this technique, the grid spacings because of the properties and processing form of the solder balls cannot be reduced further. However, there is now a trend towards further miniaturization, with semiconductor devices with flip-chip connections Have grid spacing of 0.2 mm and smaller and the grid spacing of Contacts on PCBs of 1 mm and more in the past were reduced to 0.5 mm and further.
Ziel der vorliegenden Erfindung ist es deshalb, ein Anschluss-Substrat für mindestens ein elektronisches Bauelement, insbesondere ein Halbleiterbauelement, zu schaffen und ein Verfahren zu dessen Herstellung anzugeben, welches einen Anschluss der Bauelemente in Flip-Chip-Technik mit extrem geringen Rasterabständen ermöglicht und zugleich eine besonders niedrige Bauhöhe des aus Bauelement und Anschluss-Substrat gebildeten Moduls ermöglicht.The aim of the present invention is it therefore, a connection substrate for at least one electronic Component, in particular a semiconductor component, to create and specify a method for its manufacture, which a connection the components in flip-chip technology with extremely small grid spacing and at the same time, a particularly low overall height of the component and connection substrate formed module allows.
Erfindungsgemäß weist ein derartiges Modul folgende Merkmale aufAccording to the invention, such a module has the following Characteristics on
- – ein flacher Substratkörper besitzt auf seiner ebenen Oberseite einen Kontaktbereich mit Innenkontakten für das Bauelement und auf seiner Unterseite Außenkontakte;- on flat substrate body has a contact area with internal contacts on its flat top for the Component and external contacts on its underside;
- – in dem Kontaktbereich sind durch Teilabtragung oder Verformung des Substratmaterials jeweils vertieft angeordnete Innenkontakt-Höcker im Abstand der Anschlüsse des Bauelementes ausgebildet, deren Spitzen im Wesentlichen mit der ursprünglich ebenen Oberfläche des Substratkörpers fluchten;- in the contact area are due to partial erosion or deformation of the Substrate material each deepened internal contact bumps in the Distance of connections of the component, the tips of which are essentially formed with the original flat surface of the substrate body aligned;
- – auf den Innenkontakt-Höckern ist jeweils durch Metallisierung ein Innenkontakt ausgebildet und mit einer Lotschicht versehen;- on the internal contact bumps an internal contact is formed by metallization and with provided a solder layer;
- – auf den Innenkontakten ist das Bauelement in Flip-Chip-Technik kontaktiert und- on The component is contacted to the internal contacts using flip-chip technology and
- – von den Innenkontakten erstrecken sich Leiterbahnen über Durchgangslöcher zu den Außenkontakten auf der Unterseite des Substratkörpers.- of the internal contacts extend to through-holes the external contacts on the underside of the substrate body.
Durch die erfindungsgemäß vertiefte Anordnung der Innenkontakt-Höcker, die durch Teilabtragung, ringförmige Einkerbungen oder sonstige Verformung in der ansonsten ebenen Obersei te des Substratkörpers gebildet werden, ergibt sich eine besonders platzsparende Kontaktierung des Bauelementes in Flip-Chip-Technik mit besonders niedriger Gesamthöhe. Die Spitze der Höcker fluchtet dadurch im wesentlichen mit der ursprünglichen planen Oberfläche des Substratkörpers; lediglich der den Kontakt bildende Lotauftrag erhebt sich über diese Ebene.Through the deepened according to the invention Arrangement of internal contact bumps, by partial ablation, annular Notches or other deformation in the otherwise flat upper surface of the substrate body are formed, there is a particularly space-saving contact of the component in flip-chip technology with a particularly low overall height. The top of the hump is essentially aligned with the original flat surface of the Substrate body; only the lot order forming the contact rises above it Level.
Im Vergleich mit der herkömmlichen BGA-Technik, die aufgrund der Größenverhältnisse der Lotkugeln eine Flip-Chip-Kontaktierung nur bis zu einem bestimmten Mindestabstand der Bauelementanschlüsse ermöglicht und mit der beispielsweise bei Abständen von weniger als 200 μm nur eine Drahtbondverbindung möglich ist, ermöglicht die erfindungsgemäße Kontaktierung mit vertieften Polymerhöckern eine Flip-Chip-Kontaktierung bis zu etwa 100 μm. Der Grund liegt darin, daß die Lotkugeln in der BGA-Technik beim Aufschmelzen zur Kontaktierung zusammengedrückt werden und dadurch ihren Durchmesser gegenüber ihrem ursprünglichen Kugeldurchmesser vergrößern (auf das etwa 1,3-fache), während die bei der Erfindung auf den Höckern ausgebildete Lotschicht beim Aufschmelzen ihren Durchmesser nicht vergrößert, so daß die Kontaktstelle keinen größeren Durchmesser erreicht als der Anschluß (Pad) des Bauelementes selbst.Compared to the conventional one BGA technology, which allows flip-chip contacting only up to a certain minimum spacing of the component connections due to the size relationships of the solder balls and with which, for example, only a wire bond connection is possible at distances of less than 200 μm, enables contacting according to the invention with recessed polymer bumps Flip-chip contacting down to about 100 μm. The reason is that the solder balls are pressed together in the BGA technique during melting for contacting and thereby increase their diameter compared to their original ball diameter (to about 1.3 times), while the solder layer formed on the bumps in the invention Melting does not increase their diameter, so that the contact point does not reach a larger diameter than the connection (pad) of the component itself.
Vorzugsweise sind auch auf der Unterseite des Substratkörpers durch Teilabtrag oder Verformung ebenfalls vertiefte Außenkontakt-Höcker gebildet, welche im Raster von Leiterplatten-Anschlüssen angeordnet sind und die Außenkontakte des Substrats tragen. Je nach der Anordnung und dem Herstellungsverfahren der Höcker können diese auf der Oberseite bzw. auf der Unterseite des Substratkörpers durch ringförmige oder auch annähernd gitterförmige Einkerbungen gebildet sein. Denkbar ist es auch, im gesamten Kontaktbereich die Oberfläche des Substratkörpers mit Ausnahme der dann übrig bleibenden Höcker abzutragen oder durch Heißprägen zu verformen, so daß lediglich ein Randbereich und gegebenenfalls Zwischenstege in der ursprünglichen Oberflächenebene zusammen mit den Kontakthöckern stehen bleiben.Are preferably also on the bottom of the substrate body deepened external contact bumps also formed by partial removal or deformation, which are arranged in the grid of PCB connections and the external contacts of the substrate. Depending on the arrangement and the manufacturing process the hump can this through on the top or on the bottom of the substrate body annular or even approximately latticed Notches are formed. It is also conceivable in the entire contact area the surface of the substrate body with Exception of the remaining ones cusp remove or deform by hot stamping, so that only an edge area and, if necessary, intermediate webs in the original surface plane together with the bumps stop.
Je nach Verlauf der Leiterbahnen von den Innenkontakten zu den Durchgangslöchern oder zu anderen Anschlüssen können die ringförmigen Einkerbungen teilweise, insbesondere an ihren Innenseiten metallisiert sein, während ein anderer Teil, vorzugsweise zumindest Teile der Außenbereiche der Einkerbung, zur Bildung von Isolationsstrecken von der Metallisierung freigehalten werden. Dies kann an den schräg verlaufenden Wänden der Einkerbung vorteilhaft durch Laserbestrahlung bewirkt werden. Die Leiterbahnen auf der Oberseite und auf der Unterseite des Substratkörpers können in bevorzugter Ausgestaltung jeweils in nutenförmigen Längsgräben verlaufen, die in die Oberfläche des Substratkörpers eingearbeitet sind. Dabei ist es vorteilhaft, dass jeweils die schrägen Seitenwände dieser Gräben zur Bildung von Leiterbahnen metallisiert sind, während der Bodenbereich und die Außenränder der Gräben, die mit Laserstrahlung gut bearbeitet werden können, von der Metallisierung freigehalten werden und somit Isolationsstrecken bilden. Auf diese Weise können sehr platzsparend jeweils zwei Leiterbahnen in einem Graben untergebracht werden.Depending on the course of the conductor tracks from the internal contacts to the through holes or to other connections annular Notches partially metallized, especially on the inside be while another part, preferably at least parts of the outer areas the notch, to form insulation stretches from the metallization be kept free. This can be due to the sloping walls of the Notching can be brought about advantageously by laser radiation. The Conductor tracks on the top and on the bottom of the substrate body can in preferred embodiment each run in groove-shaped longitudinal trenches, which in the surface of the substrate body are incorporated. It is advantageous that the inclined side walls of each trenches are metallized to form conductor tracks, while the bottom area and the outer edges of the ditches, that can be processed well with laser radiation, from metallization be kept free and thus form isolation gaps. To this Wise can be very space-saving two conductor tracks each housed in a trench become.
Die Durchgangslöcher können mit rundem oder mit reckeckigem Querschnitt entweder von der oberseitigen Oberfläche bis zur unterseitigen Oberfläche vorgesehen werden, oder sie können vorteilhafterweise im Bereich einer, z.B. ringförmigen, Einkerbung direkt neben einem Höcker oder aber auch im Bereich eines Leiterbahnen führenden Grabens erzeugt werden. Im letzteren Fall ist es besonders vorteilhaft, ein rechteckiges Durchgangsloch vorzusehen, wobei jeweils zwei gegenüberliegende Seitenwände metallisiert sind, während die dazwischenliegenden Seitenwände Isolationsstrecken bilden. Dadurch können zwei getrennte Leiterbahnen in einem rechteckigen Durchgangsloch erzeugt werden, welche jeweils getrennt mit den beiden Leiterbahnen eines nutenförmigen Grabens verbunden werden können. Solche rechteckigen Durchgangslöcher können in einfacher Weise etwa beim Heißprägen des Substratkörpers erzeugt werden, wobei schräg verlaufende Seitenwände zur Erzeugung der Isolationsstrecken mit einem Laserstrahl bearbeitet werden können.The through holes can be round or rectangular Cross section provided either from the top surface to the bottom surface become, or they can advantageously in the range of e.g. ring-shaped, notch right next to it a hump or can also be generated in the region of a trench carrying conductor tracks. In the latter case, it is particularly advantageous to have a rectangular through hole to be provided, two opposite side walls being metallized are while the intermediate side walls Form insulation sections. This allows two separate conductor tracks are generated in a rectangular through hole, each of which separated with the two conductor tracks of a groove-shaped trench can be connected. Such rectangular through holes can generated in a simple manner, for example when hot-stamping the substrate body be being oblique running sidewalls processed with a laser beam to generate the insulation sections can be.
Der Substratkörper kann beispielsweise aus einer einzigen Folie hergestellt werden. Es kann aber auch von Vorteil sein, ein Basis-Substrat vorzusehen, auf dessen Oberseite und/oder Unterseite jeweils eine Höckerschicht auflaminiert wird, wobei in der jeweiligen Höckerschicht die Innenkontakt-Höcker bzw. die Außenkontakt-Höcker ausgebildet sind. In diesem Fall können die Höckerschichten jeweils aus einem anderen Material bestehen als das Basis-Substrat. So ist es möglich, die Höckerschicht mit den Innenkontakt-Höckern aus einem Material vorzusehen, das bezüglich seiner Wärmeausdehnungs-Eigenschaften dem Material des aufzubringenden Bauelementes, vorzugsweise also einem Halbleitermaterial, angepasst ist, während für die Außenkontakt-Höcker ein Material verwendet werden kann, das hinsichtlich seiner Wärmeausdehnungs-Eigenschaften an eine Leiterplatte angepasst ist.The substrate body can for example consist of a single film can be produced. But it can also be beneficial be to provide a base substrate on the top and / or Underside of a bump layer is laminated on, the inner contact bumps or the external contact bumps are formed are. In this case, you can the cusp layers each consist of a different material than the base substrate. So it is possible the cusp layer with the internal contact bumps to be provided from a material which, in terms of its thermal expansion properties Material of the component to be applied, preferably one Semiconductor material, is adapted, while for the external contact bumps Material that can be used in terms of its thermal expansion properties a circuit board is adapted.
Ein erfindungsgemäßes Verfahren zur Herstellung eines Anschluss-Substrats weist die folgenden Schritte auf:An inventive method for manufacturing of a connection substrate has the following steps:
- a) In der Oberfläche eines folienförmigen Substratkörpers aus Polymer-Material werden zumindest auf einer Seite durch Teilabtragung oder Verformung der Oberfläche jeweils vertieft angeordnete Innenkontakt-Höcker im Abstand der Anschlüsse von zu kontaktierenden Bauelementen geformt, deren Spitzen im Wesentlichen mit der ursprünglich ebenen Oberfläche des Substratkörpers fluchtena) In the surface of a film-shaped substrate body Polymer material is removed at least on one side by partial removal or deformation of the surface recessed internal contact bumps at a distance from the connections of formed into contacting components, the tips of which essentially with the original flat surface of the substrate body flush
- b) zwischen der Oberseite und der Unterseite des Substratkörpers werden Durchgangslöcher erzeugt;b) between the top and the bottom of the substrate body Through holes generated;
- c) durch Metallisierung der Oberseite und der Unterseite des Substratkörpers sowie der Durchgangslöcher wird eine Leiterschicht erzeugt;c) by metallizing the top and bottom of the substrate body and the through holes a conductor layer is created;
- d) durch gezielte Strukturierung der Leiterschicht werden Innenkontakte auf den Innenkontakt-Höckern der Oberseite, Auflenkontakte auf der Unterseite und zur Bildung elektrisch leitender Verbindungen zwischen den Innenkontakten und den Außenkontakten erzeugt;d) through targeted structuring of the conductor layer, internal contacts on the internal contact bumps on the top, Auflenkontakte on the bottom and to form electrically conductive Ver creates bonds between the internal contacts and the external contacts;
- e) die Innenkontakte werden mit einem Lot- Material beschichtet; unde) the internal contacts are coated with a solder material; and
- f) auf die Innenkontakte wird das Bauelement aufgesetzt, und seine Anschlüsse werden mit den Innenkontakten verlötet.f) the component is placed on the internal contacts, and its connections are soldered to the internal contacts.
Vorzugsweise werden im Schritt a) auch auf der Unterseite des Substratkörpers durch Verformung oder Teilabtragung, beispielsweise durch kreisförmiges Einkerben, jeweils Außenkontakt-Höcker geformt, und es werden auf diesen im Schritt c) jeweils die Außenkontakte erzeugt.Preferably in step a) also on the underside of the substrate body by deformation or Partial removal, for example by circular indentation, each formed by external contact bumps, and it is in step c) that the external contacts generated.
Grundsätzlich wäre es zwar möglich, das erfindungsgemäße Anschluss-Substrat mit den vertieften Kontakt-Höckern auch in bekannter Weise durch Spritzgießen herzustellen. Da es jedoch um besonders kleine Abmessungen der Höcker selbst und der Teilungsabstände zwischen den Höckern geht, kommen für die erfindungsgemäße Herstellung der Höcker, die Herstellung der Durchgangslöcher und ggf. die Herstellung von Nuten zur Führung von Leiterbahnen vorzugsweise ein Heißprägeverfahren oder eine Strukturierung des Substratkörpers mit einem Laserstrahl in Betracht. Für die Strukturierung der Metallilie rungsschicht zur Bildung der Leiterbahnen wird vorzugsweise eine Strukturierung mittels Laserstrahl verwendet. Dabei ist es in einem Fall möglich, eine Ätzresistschicht mit einem Laserstrahl zu strukturieren und danach die freigelegten Strukturen in einem Ätzverfahren abzutragen. Bei einer anderen Methode, die insbesondere für sehr dünne Leiterschichten Anwendung findet, kann auch die Metallschicht direkt mit dem Laserstrahl strukturiert werden.In principle, it would be possible that connection substrate according to the invention with the deepened contact humps can also be produced in a known manner by injection molding. However, since it by particularly small dimensions of the cusps themselves and the spacing between the humps go, come for the manufacture according to the invention the hump, the production of the through holes and possibly the production of grooves for guiding conductor tracks preferably a hot stamping process or a structuring of the substrate body with a laser beam into consideration. For the structuring of the metallization layer to form the conductor tracks structuring by means of a laser beam is preferably used. In one case, it is possible to use an etch resist layer to structure with a laser beam and then the exposed Structures in an etching process ablate. Another method, particularly for very thin conductor layers The metal layer can also be used directly with the laser beam be structured.
Bei der erfindungsgemäßen Gestaltung des Anschluss-Substrats ist es möglich, in Anpassung an die Anschlüsse von Halbleiterchips Anschluss-Höcker mit einem Durchmesser von etwa 50 bis 250 μm mit einem Rasterabstand von etwa 200 μm zu erzeugen, wobei die Höhe der Höcker größer als der Durchmesser ist und vorzugsweise mehr als das 1,3-fache des Durchmessers der Lötverbindung betragen kann. Dadurch ergibt sich auf sehr engem Raum eine gute Elastizität der einzelnen Anschlüsse.In the design according to the invention of the connection substrate, it is possible in line with the connections of semiconductor chips connection bumps with a diameter of about 50 to 250 microns with a grid spacing of about 200 μm to generate, the height the hump larger than the diameter is and preferably more than 1.3 times the Diameter of the solder joint can be. This results in a good one in a very small space elasticity of the individual connections.
Durch die Verwendung von vertieften Aussenkontakt-Höckern auf der Unterseite des Substratkörpers mit entsprechend kleinerem Durchmesser der Lötstellen der Außenanschlüsse wird auch auf der Leiterplatte, die das Modul aufnimmt, weniger Platz für die Kontakt selbst benötigt. Somit bleibt auf der Leiterplatte beispielsweise zwischen zwei Anschlüssen zusätzlicher Platz verfügbar, um anstelle einer Leiterbahn zwei oder drei Leiterbahnen hindurchzuführen.By using deepened External contact bumps on the underside of the substrate body with a correspondingly smaller diameter of the solder joints of the external connections also less space on the circuit board that holds the module for the Contact yourself needed. Thus, for example, additional remains between two connections on the circuit board Space available, to run two or three conductor tracks instead of one conductor track.
Die Erfindung wird nachfolgend an Ausführungsbeispielen anhand der Zeichnung näher erläutert. Es zeigenThe invention will follow embodiments based on the drawing explained. Show it
In
Wie in
Bei den Anschluss-Substraten gemäß den
Nach der allseitigen Metallisierung
des Substratkörpers
In den
So zeigt
Weitere Innenkontakt-Höcker
In den
Vor dem Aufbringen der Lotschicht
Die Unterseite des Substratkörpers
Claims (26)
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE10223203A DE10223203B4 (en) | 2002-05-24 | 2002-05-24 | Electronic component module and method for its production |
AU2003232635A AU2003232635A1 (en) | 2002-05-24 | 2003-05-19 | Electronic component module and method for the production thereof |
PCT/DE2003/001612 WO2003100854A2 (en) | 2002-05-24 | 2003-05-19 | Electronic component module and method for the production thereof |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE10223203A DE10223203B4 (en) | 2002-05-24 | 2002-05-24 | Electronic component module and method for its production |
Publications (2)
Publication Number | Publication Date |
---|---|
DE10223203A1 DE10223203A1 (en) | 2003-12-04 |
DE10223203B4 true DE10223203B4 (en) | 2004-04-01 |
Family
ID=29414141
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
DE10223203A Expired - Fee Related DE10223203B4 (en) | 2002-05-24 | 2002-05-24 | Electronic component module and method for its production |
Country Status (3)
Country | Link |
---|---|
AU (1) | AU2003232635A1 (en) |
DE (1) | DE10223203B4 (en) |
WO (1) | WO2003100854A2 (en) |
Families Citing this family (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100555706B1 (en) | 2003-12-18 | 2006-03-03 | 삼성전자주식회사 | ??? for fine pitch solder ball and flip-chip package method using the UBM |
US20080171181A1 (en) * | 2007-01-11 | 2008-07-17 | Molex Incorporated | High-current traces on plated molded interconnect device |
US8829663B2 (en) | 2007-07-02 | 2014-09-09 | Infineon Technologies Ag | Stackable semiconductor package with encapsulant and electrically conductive feed-through |
EP2831905A1 (en) | 2012-03-30 | 2015-02-04 | MSG Lithoglas GmbH | Semiconductor device and method for producing a glass-like layer |
US8963335B2 (en) | 2012-09-13 | 2015-02-24 | Invensas Corporation | Tunable composite interposer |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5998875A (en) * | 1996-12-19 | 1999-12-07 | Telefonaktiebolaget Lm Ericsson | Flip-chip type connection with elastic contacts |
EP0782765B1 (en) * | 1994-09-23 | 2000-06-28 | Siemens N.V. | Polymer stud grid array package |
WO2001082372A1 (en) * | 2000-04-20 | 2001-11-01 | Siemens Aktiengesellschaft | Polymer stud grid array having feedthroughs and method for producing a substrate for a polymer stud grid array of this type |
DE10059176A1 (en) * | 2000-11-29 | 2002-06-13 | Siemens Ag | Intermediate carrier for semiconductor module has its lower surface provided with recesses for defining outer terminals cooperating with printed circuit board |
Family Cites Families (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4814295A (en) * | 1986-11-26 | 1989-03-21 | Northern Telecom Limited | Mounting of semiconductor chips on a plastic substrate |
US6060665A (en) * | 1998-03-16 | 2000-05-09 | Lucent Technologies Inc. | Grooved paths for printed wiring board with obstructions |
US6002590A (en) * | 1998-03-24 | 1999-12-14 | Micron Technology, Inc. | Flexible trace surface circuit board and method for making flexible trace surface circuit board |
TW420853B (en) * | 1998-07-10 | 2001-02-01 | Siemens Ag | Method of manufacturing the wiring with electric conducting interconnect between the over-side and the underside of the substrate and the wiring with such interconnect |
US6341071B1 (en) * | 1999-03-19 | 2002-01-22 | International Business Machines Corporation | Stress relieved ball grid array package |
DE10059178C2 (en) * | 2000-11-29 | 2002-11-07 | Siemens Production & Logistics | Method for producing semiconductor modules and module produced using the method |
-
2002
- 2002-05-24 DE DE10223203A patent/DE10223203B4/en not_active Expired - Fee Related
-
2003
- 2003-05-19 AU AU2003232635A patent/AU2003232635A1/en not_active Abandoned
- 2003-05-19 WO PCT/DE2003/001612 patent/WO2003100854A2/en not_active Application Discontinuation
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0782765B1 (en) * | 1994-09-23 | 2000-06-28 | Siemens N.V. | Polymer stud grid array package |
US5998875A (en) * | 1996-12-19 | 1999-12-07 | Telefonaktiebolaget Lm Ericsson | Flip-chip type connection with elastic contacts |
WO2001082372A1 (en) * | 2000-04-20 | 2001-11-01 | Siemens Aktiengesellschaft | Polymer stud grid array having feedthroughs and method for producing a substrate for a polymer stud grid array of this type |
DE10059176A1 (en) * | 2000-11-29 | 2002-06-13 | Siemens Ag | Intermediate carrier for semiconductor module has its lower surface provided with recesses for defining outer terminals cooperating with printed circuit board |
Also Published As
Publication number | Publication date |
---|---|
WO2003100854A2 (en) | 2003-12-04 |
DE10223203A1 (en) | 2003-12-04 |
WO2003100854A3 (en) | 2005-01-06 |
AU2003232635A1 (en) | 2003-12-12 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE102011079708B4 (en) | SUPPORT DEVICE, ELECTRICAL DEVICE WITH SUPPORT DEVICE, AND METHOD FOR MANUFACTURING SAME | |
EP0920055A2 (en) | Cooling device for a heat generating componant on a printed board | |
DE19650296A1 (en) | Semiconductor device, e.g. ball grid array, production method | |
DE3502744C2 (en) | ||
DE10351028B4 (en) | Semiconductor component and suitable manufacturing / assembly process | |
EP1186036A1 (en) | Electronic device with flexible contacting points | |
DE10059176C2 (en) | Intermediate carrier for a semiconductor module, semiconductor module produced using such an intermediate carrier, and method for producing such a semiconductor module | |
EP1106040A1 (en) | Method for producing interconnections with electrically conductive cross connections between the top and the bottom part of a substrate and interconnections having such cross connections | |
DE10223203B4 (en) | Electronic component module and method for its production | |
EP0710432B1 (en) | Process for manufacturing printed circuit foils or semifinished products for printed circuit foils, and thus manufactured printed circuit foils and semifinished products | |
DE3931551C2 (en) | Method of making a substrate | |
DE10145348C1 (en) | Intermediate carrier for electronic component has suction used for removal of excess solder at foot of contact projections formed integral with plastics carrier body | |
EP2260511B1 (en) | Component arrangement and method for producing a component arrangement | |
DE69922271T2 (en) | CIRCUIT BOARD MANUFACTURING METHOD | |
DE10225431A1 (en) | Method for connecting electronic components on an insulating substrate and component module produced by the method | |
DE102009023629B4 (en) | Printed circuit board and manufacturing process | |
DE10138042A1 (en) | Electronic component has at least one semiconducting chip on first side of and electrically connected to wiring plate, conducting track structures and solder connection contacts on other side | |
DE102016101652A1 (en) | Optoelectronic component with side contacts | |
DE10333840A1 (en) | Semiconductor component for row and column uses, has plastic housing including a wiring structure connected to flip chip contacts and uses two different metal alloys for conductors | |
DE102011112659B4 (en) | Surface mount electronic component | |
DE2214163A1 (en) | ELECTRICAL CIRCUIT ARRANGEMENT | |
DE102004012979B4 (en) | Coupling substrate for semiconductor devices, arrangements with the coupling substrate, coupling substrate strip, method for producing these objects and method for producing a semiconductor module | |
DE1514943C3 (en) | Process for the production of semiconductor devices | |
EP1005703A1 (en) | Method for producing electrically conductive cross connections between two layers of wiring on a substrate | |
DE10048489C1 (en) | Polymer stud grid array and method for producing such a polymer stud grid array |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
OP8 | Request for examination as to paragraph 44 patent law | ||
8327 | Change in the person/name/address of the patent owner |
Owner name: SIEMENS AG, 80333 MUENCHEN, DE |
|
8364 | No opposition during term of opposition | ||
8339 | Ceased/non-payment of the annual fee |