CN212229628U

CN212229628U - Slave device

Info

Publication number: CN212229628U
Application number: CN202021564148.5U
Authority: CN
Inventors: 汪瀚; 王富中
Original assignee: Geke Microelectronics Shanghai Co Ltd
Current assignee: Geke Microelectronics Shanghai Co Ltd; Galaxycore Shanghai Ltd Corp
Priority date: 2020-07-31
Filing date: 2020-07-31
Publication date: 2020-12-25
Anticipated expiration: 2030-07-31

Abstract

An embodiment of the utility model provides a from quick-witted equipment, it includes: the first register is suitable for storing the line sequence of the MIPI, and the received line sequence of the MIPI is written into the first register as the line sequence of the MIPI of the slave equipment; a second register adapted to store an instruction issued by the data processing unit and to configure the second register to a first value or a second value based on the instruction; a plurality of receiving units which are respectively arranged on each MIPI line of the slave equipment and are suitable for receiving and outputting an initialization instruction sent by the host equipment and enabling each MIPI line based on a first value; a plurality of pull-up resistors respectively corresponding to the MIPI lines and adapted to enable the plurality of pull-up resistors based on a first value; and the data processing unit is suitable for receiving the initialization instruction sent by the receiving unit. The technical scheme of the embodiment of the utility model need not to set up dedicated pad for the configuration from the line sequence of equipment MIPI to saved the pad resource from on the machine IC.

Description

Slave device

Technical Field

The utility model relates to the field of communication technology, especially, relate to a from electromechanical device.

Background

A Mobile Industry Processor Interface (MIPI) is an open standard and specification established by the MIPI alliance for a Mobile application Processor, and is used for standardizing an Interface inside a Mobile device (which may also be referred to as a slave device) into a standard internal Interface, and includes a Camera Interface (CSI), a Display Screen Interface (DSI), a Radio Frequency Interface (DigRF), and the like. An external device (which may also be referred to as a master device) that communicates with the standard internal interface of the slave device includes a processor that controls communication with the slave device.

The standard internal interface of the mobile device has a physical layer module (e.g., either a D-PHY module or a C-PHY module); the physical layer module has a plurality of lanes (Lane) including a data Lane and a clock Lane, the data Lane including two modes of operation: a High-Speed (HS) mode and a Low-Power (LP) mode.

The line sequence of the host device MIPI may be different from that of the slave device MIPI, and in the existing scheme, a dedicated pad (pad) is disposed on an Integrated Circuit (IC) of the slave device to implement the configuration of the MIPI line sequence, for example, for 4-line MIPI application, 4 pads are generally occupied. However, setting a dedicated pad occupies a large amount of pad resources on the slave IC.

SUMMERY OF THE UTILITY MODEL

The utility model provides a technical problem set up dedicated pad and taken the pad resource etc. from the computer IC more.

In order to solve the above technical problem, an embodiment of the present invention provides a slave device, including: the first register is suitable for storing the line sequence of the MIPI, and the received line sequence of the MIPI is written into the first register as the line sequence of the MIPI of the slave equipment; a second register adapted to store an instruction issued by the data processing unit and to configure the second register to a first value or a second value based on the instruction; a plurality of receiving units which are respectively arranged on each MIPI line of the slave equipment and are suitable for receiving and outputting an initialization instruction sent by the host equipment and enabling each MIPI line based on a first value; a plurality of pull-up resistors respectively corresponding to the MIPI lines and adapted to enable the plurality of pull-up resistors based on a first value; the data processing unit is suitable for receiving the initialization instruction sent by the receiving unit; and if the initialization instruction comprises the line sequence of the MIPI of the host equipment, writing the line sequence of the MIPI of the host equipment into the first register.

Optionally, the pull-up resistor is adapted to keep the pull-up resistor corresponding to the non-enabled MIPI line enabled and to de-enable the pull-up resistor corresponding to the enabled MIPI line based on the second value and the MIPI line order of the slave device.

Optionally, the receiving unit is an LP receiving unit, which is adapted to receive and output an initialization instruction sent by the host device through an LP mode on one MIPI line and output a high level on the remaining MIPI lines, where the initialization instruction includes a line order of the MIPI of the host device; the slave device also comprises an LP output logic unit which is suitable for being configured into an AND logic based on the first value, one input end of the LP output logic unit receives the initialization command output by the LP receiving unit, and the other input ends of the LP output logic unit receive the high level output by the LP receiving unit, and data of each input end is subjected to AND logic calculation to output the initialization command; the data processing unit is adapted to receive the initialization instruction output by the LP output logic unit.

Optionally, the LP output logic unit is adapted to deconfigure its and logic based on the second value to enable the enabled MIPI line to output data sent by the host device over the LP mode directly to the data processing unit.

Optionally, the receiving unit is an HS receiving unit adapted to receive an initialization instruction sent by the host device through HS mode.

Optionally, the method further comprises: the HS enabling control unit is suitable for detecting an HS enabling sequence in the initialization command, sending a release command of enabling release to a pull-up resistor corresponding to an MIPI (Mobile industry processor interface) circuit where the HS enabling sequence is located, and sending a recovery command of enabling recovery to the pull-up resistor corresponding to the MIPI circuit where the HS enabling sequence is located after the initialization command is sent; the pull-up resistor corresponding to the MIPI line where the HS enabling sequence is located is suitable for receiving a releasing instruction to release the enabling and receiving a restoring instruction to restore the enabling.

Compared with the prior art, the technical scheme of the embodiment of the utility model need not to set up dedicated pad for the configuration from the line sequence of equipment MIPI to saved the pad resource on the machine IC of following.

Drawings

Fig. 1 is a schematic diagram of a slave device according to an embodiment of the present invention;

fig. 2 is a schematic diagram of a communication system including a slave device and a master device according to an embodiment of the present invention;

fig. 3 is a schematic diagram of another slave device in an embodiment of the present invention;

fig. 4 is a schematic diagram of a slave device according to another embodiment of the present invention.

Detailed Description

The embodiment of the utility model provides an in, from the computer equipment can communicate through one or more MIPI circuit with host computer equipment, and communication mode can be LP mode or HS mode.

The slave device may be a mobile device containing a standard internal interface MIPI (e.g. CSI, DSI, DigRF); the master device may be a device that contains a processor to control communication with the slave devices.

In the drawings of the present invention, the same reference numerals denote the same components or steps, and they have the same or similar functions, positional relationships, and connection relationships.

In order to make the above objects, features and advantages of the embodiments of the present invention more comprehensible, specific embodiments of the present invention are described in detail below with reference to the accompanying drawings.

Fig. 1 is a schematic diagram of a slave device 100 according to an embodiment of the present invention; fig. 2 is a schematic diagram of a communication system including the slave device 100 and the master device 200 according to an embodiment of the present invention.

Slave device 100 may communicate with host device 200 over one or more MIPI lines D0, D1, an.

The slave device 100 includes a first register 110, a second register 120, a plurality of receiving units 130, a plurality of pull-up resistors 140, and a data processing unit 150.

The first register 110, which may also be referred to as a line-sequential register, may receive a line sequence of the MIPI and write the received line sequence of the MIPI to the first register 110 as a line sequence of the MIPI of the slave device 100.

The thread order (i.e., the first thread order) of the MIPI of the slave device may be pre-configured before the slave device communicates with the host device. The MIPI line order may include the number of MIPI lines and the arrangement order thereof.

In a specific implementation, after obtaining the initialization command sent by the host device 200, the data processing unit 150 may send a command to the first register 110, and after receiving the command, the first register 110 may obtain the sequence of the MIPI, for example, obtain the sequence of the MIPI stored in a memory (e.g., a One Time Programmable (OTP)) and then write the received sequence of the MIPI into the slave device 100 as the sequence of the MIPI.

Based on the line order of the MIPI configured by the first register 110, the data processing unit 150 may determine the non-enabled MIPI line and the enabled MIPI line; the data processing unit 150 may directly or through the first register 110 maintain the pull-up resistor 140 corresponding to the non-enabled MIPI line enabled to avoid a fault such as power leakage caused by hanging of a pad of the MIPI line not connected to the host device 200 in the slave device 100, and disable the pull-up resistor 140 corresponding to the enabled MIPI line, so that the slave device 100 and the host device 200 may communicate based on the enabled MIPI line.

The second register 120, which may also be referred to as a flag register, may store one or more bits of data.

The second register 120 may receive an instruction sent by the data processing unit 150 and configure the second register 120 (e.g., its flag bit) to a first value or a second value based on the instruction, where the first value may be one of 0 or 1 and the second value is the other of 0 or 1.

For example, before the slave device 100 communicates with the host device 200, the data processing unit 150 may send an instruction to the second register 120, and the second register 120 may set the second register 120 to the first value after receiving the instruction.

For another example, after obtaining the initialization instruction sent by the host device 200, the data processing unit 150 may send an instruction to the second register 120, and the second register 120 sets the second register 120 to the second value after receiving the instruction.

When the value of the second register 120 is set to the first value, since the slave device 100 does not know which MIPI lines the host device 200 will send the initialization instruction from, the data processing unit 150 may enable all MIPI lines of the slave device 100 (for example, enable the receiving units 130 on all MIPI lines) directly or through the second register 120 to ensure that the slave device 100 can receive the initialization instruction of the host device 200, and may also enable the pull-up resistors 140 respectively corresponding to all MIPI lines directly or through the second register 120 to avoid faults such as power leakage caused by hanging up of pads of MIPI lines not connected to the host device in the slave device 100.

When the value of the second register 120 is set to the second value, the data processing unit 150 may configure the line order of the MIPI of the slave device 100; also, the non-enabled MIPI line and the enabled MIPI line may be determined based on the line order of the MIPI currently configured by the first register 110. The data processing unit 150 may directly or through the second register 120 maintain the pull-up resistor 140 corresponding to the disabled MIPI line enabled to avoid a fault such as power leakage caused by hanging of a pad of the MIPI line not connected to the host device 200 in the slave device 100, and disable the pull-up resistor 140 corresponding to the enabled MIPI line to enable the slave device 100 and the host device 200 to communicate based on the enabled MIPI line.

The plurality of receiving units 130 are respectively disposed on each MIPI line of the slave device 100, and can receive and output an initialization instruction transmitted by the host device 200.

When the host device 200 transmits the initialization instruction in the LP mode, the receiving unit 130 may include an LP receiving unit (as indicated by reference 131 of fig. 3); when the host device 200 transmits the initialization instruction in the HS mode, the reception unit 130 may include an HS reception unit (as indicated by reference numeral 132 of fig. 4).

The plurality of receiving units 130 may enable all MIPI lines based on the first value. The plurality of receiving units 130 may also enable a corresponding MIPI line, which may be an enabled MIPI line determined according to the order of the MIPI currently configured by the first register 110, based on the second value.

In a specific implementation, the data processing unit 150 may enable one or more receiving units 130 directly or through the second register 120, thereby enabling the corresponding MIPI line.

A plurality of pull-up resistors 140 may correspond to the respective MIPI lines.

Pull-up resistors 140 corresponding to all MIPI lines, respectively, may be enabled based on the first value.

In a specific implementation, when the second register 120 is set to the first value, the data processing unit 150 may enable the pull-up resistors 140 corresponding to all MIPI lines, respectively, directly or through the second register 120.

Pull-up resistors 140 corresponding to the associated MIPI line may also be enabled and disabled based on the second value.

In a specific implementation, when the second register 120 is set to the second value, the data processing unit 150 determines the non-enabled MIPI line and the enabled MIPI line based on the line sequence of the MIPI currently configured by the first register 110, where the data processing unit 150 may directly or through the second register 120 keep the pull-up resistor 140 corresponding to the non-enabled MIPI line enabled to avoid leakage caused by hanging of a pad of the MIPI line not connected to the host device 200 in the slave device 100, and de-enable the pull-up resistor 140 corresponding to the enabled MIPI line to enable the slave device 100 and the host device 200 to communicate based on the enabled MIPI line.

In an embodiment of the present invention, enabling pull-up resistor 140 includes connecting pad160 of slave device 100 to a high level.

The data processing unit 150 may receive the initialization instruction transmitted by the receiving unit 130; if the initialization instruction includes the line order of the MIPI of the host device 200, the line order of the MIPI of the host device 200 is written into the first register 110.

The data processing unit 150 may send an instruction to the first register 110, and the first register 110 may receive and obtain the order of MIPIs based on the instruction, and then write the received order of MIPIs therein as the order of MIPIs of the slave device 100.

The data processing unit 150 may also send an instruction to the second register 120, and the second register 120 may receive and configure the second register 120 (e.g., its flag bit) to the first value or the second value based on the instruction.

Fig. 3 is a schematic diagram of another slave device 300 according to an embodiment of the present invention, in which the slave device 300 may communicate with the host device 200 through one or more MIPI lines D0, D1, n.

Fig. 3 differs from fig. 1 in that the receiving unit 130 includes an LP receiving unit 131 and further includes an LP output logic unit 170.

The LP receiving unit 131 may receive and output an initialization instruction transmitted by the host device 200 through the LP mode on one MIPI line and output a high level on the remaining MIPI lines; wherein the initialization instruction includes or does not include the line order information of the MIPI of the host device 200.

The LP output logic unit 170 may be configured as an and logic based on the first value, one input terminal of which receives the initialization command output by the LP receiving unit 131, and the remaining input terminals of which receive the high level output by the LP receiving unit 131, and performs an and logic calculation on data at each input terminal to output the initialization command.

The data processing unit 150 may receive the initialization instruction output by the LP output logic unit 170.

If the received initialization instruction includes a second thread order of the MIPI of the host device 200, writing the second thread to the first register 110, setting the second register 120 to a second value, and configuring the thread order of the MIPI of the slave device 100 based on the second value and the second thread order.

Setting the second register 120 to a second value if the received initialization instruction does not include the line order information of the MIPI of the host device 200; and configuring a line order of the MIPI of the slave device 100 based on the second value and the first line order.

The LP output logic unit 170 may also deconfigure its and logic based on the second value so that data subsequently transmitted by the host device 200 in the LP mode may be output directly through the LP output logic unit 170 to the data processing unit 150.

Fig. 4 is a schematic diagram of another slave device 400 according to an embodiment of the present invention, wherein the slave device 400 can communicate with the host device 200 through one or more MIPI lines D0, D1, a.

Fig. 4 differs from fig. 1 in that the reception unit 130 includes an HS reception unit 132 and further includes an HS enable control unit 180.

The HS receiving unit 132 may receive an initialization instruction transmitted by the host apparatus 200 through the HS mode.

The HS enable control unit 180 may detect the HS enable sequence in the initialization instruction to determine the line order used by the host device 200; then, a release instruction of the release of the enable is sent to the pull-up resistor 140 corresponding to the MIPI line on which the HS enable sequence is located, so that the slave device 400 and the host device 200 can communicate based on the MIPI line on which the HS enable sequence is located, and thus the data processing unit 150 can receive the initialization instruction sent by the host device 200 through the HS receiving unit 132.

After receiving the initialization command, subsequent communication between the slave device 400 and the host device 200 may be based not on the HS mode but on the LP mode, that is, data transmitted by the host device 200 in the LP mode is output to the data processing unit 150 via the LP receiving unit and directly through the LP output logic unit, and therefore, an enable recovery command may be transmitted to the pull-up resistor 140 corresponding to the MIPI line where the HS enable sequence is located after the initialization command is transmitted.

In the embodiment shown in fig. 4, since the initialization instruction does not include the line order information of the MIPI of the host device 200, the second register 120 may be set to the second value, and the line order of the MIPI of the slave device 100 may be configured based on the second value and the first line order, so that the enabled MIPI line outputs data, which is subsequently transmitted by the host device 200 in the LP mode, directly to the data processing unit 150 through the LP receiving unit 131.

Although the present invention is disclosed above, the present invention is not limited thereto. Various changes and modifications may be effected therein by one of ordinary skill in the pertinent art without departing from the scope or spirit of the present invention, and the scope of the present invention is defined by the appended claims.

Claims

1. A slave device, comprising:

a first register adapted to receive a line order of MIPIs and write the received line order of MIPIs as the line order of MIPIs of the slave device into the first register;

a second register adapted to receive an instruction sent by a data processing unit and to configure the second register to a first value or a second value based on the instruction;

a plurality of receiving units, which are respectively arranged on each MIPI line of the slave equipment and are suitable for receiving and outputting an initialization instruction sent by the host equipment and enabling each MIPI line based on the first value;

a plurality of pull-up resistors respectively corresponding to the MIPI lines and adapted to enable a plurality of pull-up resistors based on the first value;

a data processing unit, which is suitable for receiving the initialization instruction sent by the receiving unit; and if the initialization instruction comprises the line sequence of the MIPI of the host equipment, writing the line sequence of the MIPI of the host equipment into the first register.

2. The slave device of claim 1, wherein the pull-up resistor is adapted to hold a pull-up resistor corresponding to an disabled MIPI line enabled and to disable a pull-up resistor corresponding to an enabled MIPI line based on the second value and a MIPI line order of the slave device.

3. The slave device of claim 1,

the receiving unit is an LP receiving unit and is suitable for receiving and outputting the initialization instruction sent by the host device through an LP mode on one MIPI line and outputting a high level on the rest MIPI lines, and the initialization instruction comprises the line sequence of the MIPI of the host device;

the slave device further comprises an LP output logic unit which is suitable for configuring into an AND logic based on the first value, one input end of the LP output logic unit receives the initialization instruction output by the LP receiving unit, the other input ends of the LP output logic unit receive the high level output by the LP receiving unit, and data of each input end are subjected to AND logic calculation to output the initialization instruction;

the data processing unit is adapted to receive the initialization instruction output by the LP output logic unit.

4. The slave device of claim 3, wherein the LP output logic is adapted to de-configure its AND logic based on the second value to cause the enabled MIPI line to output data sent by the host device in LP mode directly to the data processing unit.

5. The slave device according to claim 1, wherein the receiving unit is an HS receiving unit adapted to receive the initialization instruction sent by the master device through HS mode.

6. The slave device of claim 5, further comprising:

the HS enabling control unit is suitable for detecting an HS enabling sequence in the initialization command, sending a release command of releasing the enabling to a pull-up resistor corresponding to an MIPI (mobile industry processor interface) line where the HS enabling sequence is located, and sending a recovery command of restoring the enabling to the pull-up resistor corresponding to the MIPI line where the HS enabling sequence is located after the initialization command is sent;

and the pull-up resistor corresponding to the MIPI line of the HS enabling sequence is suitable for receiving the release instruction to release the enable and receiving the recovery instruction to recover the enable.