CN210405302U - Real-time frequency hopping communication interference suppression circuit structure - Google Patents

Real-time frequency hopping communication interference suppression circuit structure Download PDF

Info

Publication number
CN210405302U
CN210405302U CN201922245279.0U CN201922245279U CN210405302U CN 210405302 U CN210405302 U CN 210405302U CN 201922245279 U CN201922245279 U CN 201922245279U CN 210405302 U CN210405302 U CN 210405302U
Authority
CN
China
Prior art keywords
module
real
signal
circuit structure
frequency hopping
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201922245279.0U
Other languages
Chinese (zh)
Inventor
陈爽
王小磊
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Transcom Shanghai Technologies Co Ltd
Original Assignee
Shanghai TransCom Instruments Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shanghai TransCom Instruments Co Ltd filed Critical Shanghai TransCom Instruments Co Ltd
Priority to CN201922245279.0U priority Critical patent/CN210405302U/en
Application granted granted Critical
Publication of CN210405302U publication Critical patent/CN210405302U/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Landscapes

  • Noise Elimination (AREA)

Abstract

The utility model relates to a real-time frequency hopping communication interference suppression circuit structure, which comprises a signal receiving and preprocessing module; the real-time frequency hopping carrier detection module is connected with the signal receiving and preprocessing module; the real-time interference generation module is connected with the real-time frequency hopping carrier detection module; the signal generation and up-conversion module is connected with the real-time interference generation module; and the power amplifier module is connected with the signal generation and up-conversion module and the real-time frequency hopping carrier detection module. Adopted the utility model discloses a real-time frequency hopping communication disturbs suppression circuit structure, required suppression signal output greatly reduced only needs power about 1W can realize original suppression effect. The method is a targeted real-time suppression, is a suppression of the existing communication carrier frequency, is not developed for the frequency band which is not communicated, has no influence on other communication, and greatly improves the application range of the system.

Description

Real-time frequency hopping communication interference suppression circuit structure
Technical Field
The utility model relates to a communication field especially relates to frequency hopping communication field, specifically indicates a real-time frequency hopping communication interference suppression circuit structure.
Background
Frequency hopping communication obtains the wide application because of its stronger anti-interference and security, and the frequency hopping communication that corresponds is confronted with each other and is suppressed the technique and have extensive demand, like unmanned aerial vehicle management and control (unmanned aerial vehicle has adopted frequency hopping communication mostly), radio station communication confrontation etc.. The simple and intuitive way is to perform full band suppression on the whole frequency hopping communication bandwidth, and the disadvantage of this way is also obvious. First, full-band power throttling requires a high total transmit power, which greatly increases the complexity and cost of the system. Secondly, the full band squashing method will also block the own communication link, and the timeliness is also very poor.
SUMMERY OF THE UTILITY MODEL
The utility model aims at overcoming the shortcoming of above-mentioned prior art, providing one kind and satisfying that ageing is good, the error is little, application scope is comparatively extensive real-time frequency hopping communication disturbs suppression circuit structure.
In order to achieve the above object, the utility model discloses a real-time frequency hopping communication interference suppression circuit structure as follows:
the real-time frequency hopping communication interference suppression circuit structure is mainly characterized by comprising the following components in parts by weight:
a signal receiving and preprocessing module;
the real-time frequency hopping carrier detection module is connected with the signal receiving and preprocessing module;
the real-time interference generation module is connected with the real-time frequency hopping carrier detection module;
the signal generation and up-conversion module is connected with the real-time interference generation module;
and the power amplifier module is connected with the signal generation and up-conversion module and the real-time frequency hopping carrier detection module.
Preferably, the real-time frequency hopping carrier detection module includes an analog-to-digital converter, at least two paths of signal processing units and an adder, wherein the input ends of the signal processing units are connected with the output end of the analog-to-digital converter, and the output ends of the signal processing units are connected with the input end of the adder.
Preferably, the at least two paths of signal processing units comprise a frequency conversion processing subunit, a fast fourier transform subunit, a comparison circuit subunit and an inverse fast fourier transform subunit, and the frequency conversion processing subunit, the fast fourier transform subunit, the comparison circuit subunit and the inverse fast fourier transform subunit are connected in sequence.
Preferably, the signal receiving and preprocessing module includes an attenuator, a preselection filter, a first mixer, a first band-pass filter, a second mixer and a second band-pass filter, which are connected in sequence, the attenuator receives a radio frequency input signal, and the second band-pass filter outputs a processed signal.
Preferably, the real-time interference generating module includes:
a digital noise generator;
the mapping process unit is connected with the digital noise generator;
the noise signal processing unit is connected with the mapping process unit and the real-time frequency hopping carrier detection module;
the filter is connected with the noise signal processing unit;
and the digital-to-analog converter is connected with the filter.
Preferably, the signal generating and up-converting module includes a third band-pass filter, a third mixer, a fourth band-pass filter, a fourth mixer, a second preselection filter and a second attenuator, which are connected in sequence, wherein the third band-pass filter receives an input signal, and the second attenuator outputs a processed signal.
Preferably, the first mixer and the fourth mixer share a first local oscillation signal of the circuit structure, and the second mixer and the third mixer share a second local oscillation signal of the circuit structure.
Preferably, the circuit structure further comprises a main control module, which is connected with the signal receiving and preprocessing module, the real-time frequency hopping carrier detection module, the real-time interference generation module, the signal generation and up-conversion module and the power amplification module.
Preferably, the circuit structure further comprises a power module connected to the signal receiving and preprocessing module, the real-time frequency hopping carrier detection module, the real-time interference generation module, the signal generation and up-conversion module, and the power amplification module.
Adopted the utility model discloses a real-time frequency hopping communication disturbs suppression circuit structure compares with blocking formula suppression, owing to be the narrowband suppression, required suppression signal output greatly reduced. The pressing power can be reduced by 1-2 orders of magnitude. For example, 100W of pressing power is originally required, and only about 1W of power is required to achieve the original pressing effect. The method is a targeted real-time suppression, is a suppression of the existing communication carrier frequency, is not developed for the frequency band which is not communicated, has no influence on other communication, and greatly improves the application range of the system. The utility model discloses a better suppression effect of circuit structure effectively promotes suppression time and working distance.
Drawings
Fig. 1 is a timing diagram of the frequency hopping communication detecting and suppressing system of the present invention.
Fig. 2 is the circuit structure diagram of the circuit structure for suppressing real-time frequency hopping communication interference of the present invention.
Fig. 3 is a schematic diagram of the signal receiving and preprocessing module of the real-time frequency hopping communication interference suppression circuit structure of the present invention.
Fig. 4 is the utility model discloses a real-time frequency hopping carrier detection module sketch map of real-time frequency hopping communication interference suppression circuit structure.
Fig. 5 is a schematic diagram of a real-time interference generation module of the real-time frequency hopping communication interference suppression circuit structure of the present invention.
Fig. 6 is the schematic diagram of the signal generation and up-conversion module of the real-time frequency hopping communication interference suppression circuit structure of the present invention.
Detailed Description
In order to more clearly describe the technical content of the present invention, the following further description is given with reference to specific embodiments.
The utility model discloses an among the technical scheme of real-time frequency hopping communication interference suppression circuit structure, each functional module and the modular unit that wherein include all can correspond to specific hardware circuit in the integrated circuit structure, consequently only relate to the improvement of specific hardware circuit, and the hardware part is not only the carrier that carries out control software or computer program, consequently solves corresponding technical problem and obtains corresponding technological effect and does not relate to the application of any control software or computer program yet, that is to say, the utility model discloses only utilize the improvement in the hardware circuit structure that these modules and units relate to can solve the technical problem that will solve to obtain corresponding technological effect, and need not assist and can realize corresponding function with specific control software or computer program.
As shown in fig. 2, the utility model discloses a circuit structure is suppressed in communication interference of this real-time frequency hopping, include wherein:
a signal receiving and preprocessing module;
the real-time frequency hopping carrier detection module is connected with the signal receiving and preprocessing module;
the real-time interference generation module is connected with the real-time frequency hopping carrier detection module;
the signal generation and up-conversion module is connected with the real-time interference generation module;
and the power amplifier module is connected with the signal generation and up-conversion module and the real-time frequency hopping carrier detection module.
The utility model discloses a signal reception and preprocessing module, real-time frequency hopping carrier detection module, real-time interference generation module, signal generation and up-conversion module, power amplifier module, host system and power module 7 parts constitute. The signal receiving and preprocessing module has the function of carrying out down-conversion and other processing on the received signals, converting the signals into analog intermediate-frequency signals with fixed frequency and sending the signals to the real-time frequency hopping carrier detection module. Real-time frequency hopping carrier detection module is the utility model discloses a core part, it accomplishes frequency hopping carrier signal's short-term test, including frequency, dwell time etc. will accomplish in the time of the utmost point weak point to produce real-time interference carrier signal and interference control chronogenesis, send to real-time interference and take place the module. The real-time interference generation module generates various types of interference suppression signals, such as digital communication IQ signals, linear frequency modulation signals, amplitude modulation signals, frequency modulation signals and the like in various modulation formats according to the input carrier frequency, generates various types of suppression intermediate frequency signals in a certain bandwidth, and sends the suppression intermediate frequency signals to the signal generation and up-conversion module. The signal generation and up-conversion module is a reverse process of the signal receiving and preprocessing module, up-converts the intermediate frequency signal to the radio frequency for output, and shares the local oscillation signal with the signal receiving and preprocessing module. The power amplification module amplifies the radio frequency signal and outputs the radio frequency signal through the antenna. Each module is controlled by a main control module and consists of x86 or a single chip microcomputer. The power supply module provides each direct current voltage for each module.
The following is a description of the principle implementation and composition of the modules.
As shown in fig. 4, as a preferred embodiment of the present invention, the real-time frequency hopping carrier detection module includes an analog-to-digital converter, at least two signal processing units and an adder, the input end of the signal processing unit is connected to the output end of the analog-to-digital converter, and the output end of the signal processing unit is connected to the input end of the adder.
As the utility model discloses a preferred embodiment, at least two-way signal processing unit include frequency conversion processing subunit, fast fourier transform subunit, comparison circuit subunit and the inverse fast fourier transform subunit, frequency conversion processing subunit, fast fourier transform subunit, comparison circuit subunit and the inverse fast fourier transform subunit connect gradually.
The intermediate frequency analog signal of the real-time frequency hopping carrier detection module is converted into a digital signal through an ADC (analog to digital converter), and then is divided into multiple paths for processing. The aim of multipath synchronous processing is to shorten the detection time of frequency hopping carrier waves and improve the real-time performance of the system. The allocation principle is the frequency hopping rate and the processing speed of a single channel of the system. The processing of each path is substantially identical, mainly the frequency of its down-converted NCO is different. The frequency setting of the NCO is related to the decomposed path number N and the system analysis bandwidth. After down-conversion, filtering and extraction, FFT processing is carried out on the frequency domain signal, the amplitude of the frequency domain signal is judged by a comparison circuit so as to judge whether a carrier exists on the carrier frequency, and if so, the carrier frequency is measured and the residence time of a tracker is measured so as to complete the subsequent signal time sequence control. The real-time frequency hopping carrier detection module can track N carrier frequencies in real time and conduct concurrent processing. And the compared frequency domain signals are transformed into time domain signals through inverse fast Fourier transform, and the time domain signals are subjected to multipath summation to synthesize multipath digital intermediate frequency signals which serve as subsequent modulation carrier signals.
As shown in fig. 3, as a preferred embodiment of the present invention, the signal receiving and preprocessing module includes an attenuator, a preselection filter, a first mixer, a first band pass filter, a second mixer and a second band pass filter, which are connected in sequence, the attenuator receives a radio frequency input signal, and the second band pass filter outputs a processed signal.
The signal receiving and preprocessing module converts the broadband radio frequency signal into an intermediate frequency signal with fixed frequency. The working principle is as follows: the radio frequency input signal RF IN is adjusted into a signal with proper amplitude by an attenuator, the signal outside the working frequency band signal is filtered by a preselection Filter Pre Filter and then enters a first Mixer1, the first Mixer adopts up-conversion, the local oscillator signal is provided by a local oscillator 1LO1, the mixed signal is filtered by a band-pass Filter to remove high-order stray and multiple responses, the original signal is kept to enter a second Mixer, and because the frequency of the first Mixer is higher, the signal processing at the rear end is not convenient or difficult, the intermediate frequency is further reduced. The output intermediate frequency of the second mixer is low, and ADC processing can be directly carried out, so that subsequent signal processing is facilitated.
As shown in fig. 5, as a preferred embodiment of the present invention, the real-time interference generating module includes:
a digital noise generator;
the mapping process unit is connected with the digital noise generator;
the noise signal processing unit is connected with the mapping process unit and the real-time frequency hopping carrier detection module;
the filter is connected with the noise signal processing unit;
and the digital-to-analog converter is connected with the filter.
The digital noise generator DNG of the real-time interference generation module generates various noise signals such as white gaussian noise, pseudo-random sequence signals, etc. The mapping process Map may transform the noise signal according to the final interference suppression type, such as QPSK, QAM for digital modulation, chirp, amplitude modulation for analog modulation, and the like. And multiplying the signals respectively with the digital intermediate frequency signals from the detection modules and then summing the signals to generate interference suppression signals. And after digital forming and filtering, sending the digital signal to a DAC (digital-to-analog converter) for output, and converting the digital signal into an analog intermediate frequency signal for output.
As shown in fig. 6, as a preferred embodiment of the present invention, the signal generating and up-converting module includes a third band-pass filter, a third mixer, a fourth band-pass filter, a fourth mixer, a second preselection filter and a second attenuator, which are connected in sequence, wherein the third band-pass filter receives an input signal, and the second attenuator outputs a processed signal.
The signal generation and up-conversion module converts the analog intermediate frequency signal with suppressed interference to a certain frequency for output, the signal flow is the same as that of the signal receiving and preprocessing module, and the first local oscillator LO1 and the second local oscillator LO2 share the channel. As seen in the figure, the upper and lower channels are completely symmetrical but the signal flow directions are opposite.
As a preferred embodiment of the present invention, the first mixer and the fourth mixer share the first local oscillation signal of the circuit structure, and the second mixer and the third mixer share the second local oscillation signal of the circuit structure.
As the utility model discloses a preferred embodiment, circuit structure still include host system, with signal reception and preprocessing module, real-time frequency hopping carrier detection module, real-time interference generation module, signal generation and up-conversion module and power amplifier module homogeneous phase be connected for each module of control circuit structure.
As the utility model discloses a preferred embodiment, circuit structure still include power module, with signal reception and preprocessing module, real-time frequency hopping carrier detection module, real-time interference take place module, signal generation and up-conversion module and power amplifier module homogeneous phase and be connected for each module provides each way direct current voltage for circuit structure.
The utility model discloses an among the concrete embodiment, the utility model discloses to the characteristics of frequency hopping communication, provided a real-time detection frequency hopping communication carrier frequency to produce the method of suppressing signal in real time.
The working principle of the utility model is as follows: as shown in fig. 1, in a frequency hopping communication system, the system carrier frequency changes with time, and there is a time interval between two carrier frequency switching sequences. Within the working time T1 on a certain carrier frequency, the working time T1 is divided into several stages, namely, the setup time (T1), the communication time (T2) and the release time (T3), wherein the setup time (T1) includes control, hardware stabilization time, service connection process, etc., the communication time (T2) is the effective data communication time, and the release time (T3) is the time for releasing the link and preparing the next carrier frequency. The utility model discloses a principle is through tracking fast and detecting carrier signal, carries out signal detection and measurement at the set-up time (T1) in-process, measures the frequency of carrier and total dwell time T1, carries out effectual frequency point suppression in T2 communication time quantum to break whole communication link. The throttle signal may be various digital modulation signals, analog modulation signals, and the like. The time of pressing can be adjusted.
Adopted the utility model discloses a real-time frequency hopping communication disturbs suppression circuit structure compares with blocking formula suppression, owing to be the narrowband suppression, required suppression signal output greatly reduced. The pressing power can be reduced by 1-2 orders of magnitude. For example, 100W of pressing power is originally required, and only about 1W of power is required to achieve the original pressing effect. The method is a targeted real-time suppression, is a suppression of the existing communication carrier frequency, is not developed for the frequency band which is not communicated, has no influence on other communication, and greatly improves the application range of the system. The utility model discloses a better suppression effect of circuit structure effectively promotes suppression time and working distance.
In this specification, the invention has been described with reference to specific embodiments thereof. It will, however, be evident that various modifications and changes may be made thereto without departing from the broader spirit and scope of the invention. The specification and drawings are, accordingly, to be regarded in an illustrative rather than a restrictive sense.

Claims (9)

1. A circuit structure for suppressing interference in real-time frequency hopping communications, said circuit structure comprising:
a signal receiving and preprocessing module;
the real-time frequency hopping carrier detection module is connected with the signal receiving and preprocessing module;
the real-time interference generation module is connected with the real-time frequency hopping carrier detection module;
the signal generation and up-conversion module is connected with the real-time interference generation module;
and the power amplifier module is connected with the signal generation and up-conversion module and the real-time frequency hopping carrier detection module.
2. The circuit structure according to claim 1, wherein the real-time frequency hopping carrier detection module comprises an analog-to-digital converter, at least two signal processing units and an adder, wherein the input terminals of the signal processing units are connected to the output terminals of the analog-to-digital converter, and the output terminals of the signal processing units are connected to the input terminals of the adder.
3. The circuit structure according to claim 2, wherein the at least two paths of signal processing units include a frequency conversion processing subunit, a fast fourier transform subunit, a comparison circuit subunit, and an inverse fast fourier transform subunit, and the frequency conversion processing subunit, the fast fourier transform subunit, the comparison circuit subunit, and the inverse fast fourier transform subunit are connected in sequence.
4. The circuit structure according to claim 1, wherein the signal receiving and preprocessing module comprises an attenuator, a preselection filter, a first mixer, a first band pass filter, a second mixer, and a second band pass filter, which are connected in sequence, the attenuator receives a radio frequency input signal, and the second band pass filter outputs a processed signal.
5. The circuit architecture for suppressing interference in real-time frequency hopping communications according to claim 1, wherein said real-time interference generating module includes:
a digital noise generator;
the mapping process unit is connected with the digital noise generator;
the noise signal processing unit is connected with the mapping process unit and the real-time frequency hopping carrier detection module;
the filter is connected with the noise signal processing unit;
and the digital-to-analog converter is connected with the filter.
6. The circuit structure according to claim 4, wherein the signal generating and up-converting module comprises a third band-pass filter, a third mixer, a fourth band-pass filter, a fourth mixer, a second pre-selection filter and a second attenuator, which are connected in sequence, the third band-pass filter receives the input signal, and the second attenuator outputs the processed signal.
7. The circuit structure of claim 6, wherein the first mixer and the fourth mixer share a first local oscillator signal of the circuit structure, and the second mixer and the third mixer share a second local oscillator signal of the circuit structure.
8. The circuit structure according to claim 1, wherein the circuit structure further comprises a main control module, which is connected to the signal receiving and preprocessing module, the real-time frequency hopping carrier detecting module, the real-time interference generating module, the signal generating and up-converting module, and the power amplifier module.
9. The circuit structure according to claim 1, wherein the circuit structure further comprises a power module, and the power module is connected to the signal receiving and preprocessing module, the real-time frequency hopping carrier detection module, the real-time interference generation module, the signal generation and up-conversion module, and the power amplifier module.
CN201922245279.0U 2019-12-13 2019-12-13 Real-time frequency hopping communication interference suppression circuit structure Active CN210405302U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201922245279.0U CN210405302U (en) 2019-12-13 2019-12-13 Real-time frequency hopping communication interference suppression circuit structure

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201922245279.0U CN210405302U (en) 2019-12-13 2019-12-13 Real-time frequency hopping communication interference suppression circuit structure

Publications (1)

Publication Number Publication Date
CN210405302U true CN210405302U (en) 2020-04-24

Family

ID=70344103

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201922245279.0U Active CN210405302U (en) 2019-12-13 2019-12-13 Real-time frequency hopping communication interference suppression circuit structure

Country Status (1)

Country Link
CN (1) CN210405302U (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN111010209A (en) * 2019-12-13 2020-04-14 上海创远仪器技术股份有限公司 Circuit structure for realizing real-time frequency hopping communication interference suppression

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN111010209A (en) * 2019-12-13 2020-04-14 上海创远仪器技术股份有限公司 Circuit structure for realizing real-time frequency hopping communication interference suppression

Similar Documents

Publication Publication Date Title
Chen et al. Effects of nonlinear distortion on CDMA communication systems
CN101378263A (en) Multi-carrier digital receiver based on digital intermediate frequency and multi-carrier digital receive method
CN112235055B (en) Heterodyne self-adaptive interference cancellation device based on digital Hilbert transform
CN110166134A (en) Light inphase-quadrature modem system, the digital integrated radio frequency system based on the system
CN111510193B (en) Non-cooperative interference suppression device for satellite ground station and control method thereof
CN113630354B (en) Broadband phased array multifunctional reconfigurable radio frequency assembly and signal generation method
CN110661546B (en) Method and system for eliminating harmonic interference digital domain in 5G terminal based on NSA architecture
CN109975772B (en) Multi-system radar interference performance detection system
WO2023138012A1 (en) High-bandwidth vector network analyzer system for implementing transceiving of vector signal
CN109143183B (en) Method for realizing superheterodyne phase conjugation of self-fixed-frequency structure based on digital technology
CN112713921A (en) Four-dimensional antenna array broadband communication beam forming system and method based on premodulation
CN111010209A (en) Circuit structure for realizing real-time frequency hopping communication interference suppression
CN210405302U (en) Real-time frequency hopping communication interference suppression circuit structure
CA2314365A1 (en) Simulation process of radiofrequency scenario in radio mobile environment and testing system employing said process
CN209748549U (en) Interference cancellation device based on interference cancellation
Golabighezelahmad et al. EVM-based performance evaluation of co-channel interference mitigation using spatial filtering for digital MIMO receivers
CN217181084U (en) High-bandwidth vector network analyzer system for realizing vector signal receiving and transmitting
CN104378324A (en) Multi-carrier base station receiver
CN115473538B (en) Method and device for realizing real-time cross-correlation of high-speed multi-frequency dual-channel data
CN112305517A (en) Analog-digital mixed multi-beam receiving array system with cylindrical omnibearing coverage
CN212413151U (en) Under-sampling device for high-speed frequency hopping communication
CN109474288B (en) Circuit structure for improving dynamic range of receiver based on reverse phase offset mechanism
Chang et al. Calibration techniques for fully parallel 24× 24 MIMO sounder
CN112311433B (en) Analog-digital mixed multi-beam forming method and receiving method thereof in receiving array
CN115865115B (en) System and method for suppressing image interference in zero intermediate frequency architecture software radio

Legal Events

Date Code Title Description
GR01 Patent grant
GR01 Patent grant
CP03 Change of name, title or address
CP03 Change of name, title or address

Address after: Block C, No. 7, Lane 205, Gaoji Road, Songjiang District, Shanghai, 201601

Patentee after: Chuangyuan Xinke (Shanghai) Technology Co.,Ltd.

Address before: 201601 building 6, 351 sizhuan Road, Sijing Town, Songjiang District, Shanghai

Patentee before: TRANSCOM INSTRUMENTS Co.,Ltd.