CN208063218U - A kind of five dimension chaos circuits containing series connection memristor - Google Patents
A kind of five dimension chaos circuits containing series connection memristor Download PDFInfo
- Publication number
- CN208063218U CN208063218U CN201820564594.2U CN201820564594U CN208063218U CN 208063218 U CN208063218 U CN 208063218U CN 201820564594 U CN201820564594 U CN 201820564594U CN 208063218 U CN208063218 U CN 208063218U
- Authority
- CN
- China
- Prior art keywords
- operational amplifier
- connect
- output
- resistance
- analog multiplier
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Landscapes
- Amplifiers (AREA)
Abstract
The utility model discloses a kind of five dimension chaos circuits containing series connection memristor, including 11 operational amplifiers, seven analog multipliers and resistance, capacitance and DC power supply, based on five dimension chaos system of three-dimensional chaotic system structure, the advanced dynamic behavior of five dimension chaos systems is analyzed using Multisim softwares.The utility model uses two different memristor equivalent equations, constructs two different active memristor equivalent models, and connect to two active equivalent models；The raising that chaos system dimension is realized using memristor as feedback term realizes a kind of five dimension chaos systems possessing more complicated chaotic behavior.More complicated chaos phenomenon is produced, can adapt to carry out secret communication and the encrypted demand of information in a variety of contexts.
Description
Technical field
The utility model belongs to nonlinear circuit, often referred to as chaos circuit, and in particular to be a kind of containing series connection memristor
Five dimension chaos circuits of device.
Background technology
Memristor is a kind of passive two end electronic component, and the nonlinear characteristic with resistance-variable is to indicate magnetic flux and electricity
The circuit element of lotus.Due to the non-linear nature of memristor element, circuit easy tos produce chaotic signal with memristor element, and
It has been used widely.At present although memristor has been carried out, but expensive, practical application it is still less.At present
The mostly of use are the active equivalent models being made of operational amplifier and resistance capacitance etc., and common equivalent way has, segmented line
Property type, quadratic nonlinearity type, cubic non-linearity type, segmentation quadratic form etc..VA characteristic curve that different equivalent mode generates and
Memristor parameter is not quite similar, and the research that multi-dimension Chaos circuit is designed using more than two memristors with design is still open
, be with challenge project, different equivalent ways, which is used in series, more to be enriched, more it is difficult to predict chaos
Behavior, to improve the safety and reliability of secret communication.
Utility model content
For the better simply problem of topological structure of low dimensional memristor chaos system, the utility model proposes one kind to contain
The five dimension chaos systems and circuit of series connection memristor utilize Multisim based on five dimension chaos systems of three-dimensional chaotic system structure
Software analyzes the advanced dynamic behavior of five dimension chaos systems.
In order to solve the above-mentioned technical problem, the technical solution of the utility model is：One kind five ties up chaos system, based on three-dimensional
The state equation of Rucklidge systems.Since the dynamic range of its variable is excessive, it is unfavorable for circuit realization, needs to make variable ratio
Example compressed transform, after 2 times of homogeneous compaction is carried out to it, the state equation of obtained system is：
The kinetics equation of five dimension chaos circuits of the structure containing series connection memristor is as follows：
Wherein W1(u)=- 5 × 10-6+u2,
The utility model uses two different memristor equivalent models, respectively quadratic nonlinearity type, cubic non-linearity type；
The utility model is divided into five Implement of Function Module, the generation of the first Implement of Function Module x signals, the second Implement of Function Module y
The generation of signal, the generation of third Implement of Function Module z signals, the generation of the 4th Implement of Function Module u signals, five-function mould
Block realizes the generation of w signals；Meanwhile the 4th Implement of Function Module active equivalent model of memristor of quadratic nonlinearity type,
Five-function module realizes the active equivalent model of memristor of cubic non-linearity type.
The utility model it is a kind of containing series connection memristor five dimension chaos circuits, including 11 operational amplifiers, seven
Analog multiplier and resistance, capacitance and DC power supply.
The generation of x signals of first Implement of Function Module.The inverting input of first operational amplifier and first resistor, the
Two resistance, 3rd resistor are in parallel, and the other end of 3rd resistor is connect with the output end of the first analog multiplier, the first operation amplifier
The inverting input of device is connect by the first capacitance with its output end, and the output end of the first operational amplifier is X output ends, and first
The in-phase input end of operational amplifier is grounded；The inverting input of second operational amplifier is connected by the 4th resistance and X output ends
It connects, the inverting input of second operational amplifier is connect by the 5th resistance with its output end, the same phase of second operational amplifier
The output end of input end grounding, second operational amplifier is-X output ends.
The generation of y signals of second Implement of Function Module.The inverting input of third operational amplifier and the 6th resistance,
The inverting input of seven resistance, the 8th resistor coupled in parallel, third operational amplifier is connect by the second capacitance with its output end, third
The in-phase input end of operational amplifier is grounded, and the output of third operational amplifier is Y output ends；The reverse phase of four-operational amplifier
Input terminal is connect by the 9th resistance with Y output ends, and the inverting input of four-operational amplifier is defeated with it by the tenth resistance
Outlet connects, and the output end of the in-phase input end ground connection of four-operational amplifier, four-operational amplifier is-Y output ends.
The generation of z signals of third Implement of Function Module.The inverting input and eleventh resistor of 5th operational amplifier,
Twelfth resistor, thirteenth resistor, the 14th resistor coupled in parallel, the output of the other end and the second analog multiplier of the 14th resistance
End connection, the inverting input of the 5th operational amplifier are connect by third capacitance with its output end, the 5th operational amplifier
Output end is Z output ends, and the in-phase input end of the 5th operational amplifier is grounded.
The generation of u signals of 4th Implement of Function Module, the 4th function module are also the first equivalent memristor function module.The
The in-phase input end of six operational amplifiers is connect with X output ends, and the inverting input of the 6th operational amplifier passes through the 16th electricity
Resistance is connect with its output end；The inverting input of 7th operational amplifier is connect with the 15th resistance, the 7th operational amplifier
Inverting input is connect by the 4th capacitance with its output end, the in-phase input end ground connection of the 7th operational amplifier, the 7th operation
The output end of amplifier is connect with the first input end of third analog multiplier, the second input terminal of third analog multiplier and
One input terminal connects；The output end that the in-phase input end of 8th operational amplifier passes through the 18th resistance and third analog multiplier
Connection, the in-phase input end of the 8th operational amplifier are connected by the 17th resistance with the cathode of the first DC power supply, and first is straight
The in-phase input end of the plus earth in galvanic electricity source, the 8th operational amplifier is connect by the 19th resistance with its output end, and the 8th
The reverse inter-input-ing ending grounding of operational amplifier；The first input end of 4th analog multiplier connects the output of the 6th operational amplifier
End, the second input terminal of the 4th analog multiplier connect with the output end of the 8th operational amplifier, the 4th analog multiplier it is defeated
Outlet is U output ends.
Five-function module realizes the generation of w signals, and five-function module is also the second equivalent memristor module.9th
The inverting input of operational amplifier is connect by the 20th resistance with U output ends, the inverting input of the 9th operational amplifier
It is connect with its output end by the 5th capacitance, the in-phase input end ground connection of the 9th operational amplifier；The of 7th analog multiplier
One input terminal is connect with the output end of the 9th operational amplifier, the second input terminal and its first input end of the 7th analog multiplier
Connection, the first input end of the 6th analog multiplier are connect with the output end of the 7th analog multiplier, the 6th analog multiplier
Second input terminal is connect with the output end of the 9th analog multiplier；The in-phase input end of tenth operational amplifier passes through the 23rd
Resistance is connect with the output end of the 6th analog multiplier, and the in-phase input end of the tenth operator amplifier passes through the 22nd resistance
It is connected with the cathode of the second DC power supply, the in-phase input end of the plus earth of the second DC power supply, the tenth operational amplifier is logical
It crosses the 24th resistance to connect with its output end, the reverse inter-input-ing ending grounding of the tenth operational amplifier；11st operational amplifier
In-phase input end connect with U output ends, the inverting input of the 11st operational amplifier is defeated with it by the 21st resistance
Outlet connects；The first input end of 5th analog multiplier is connect with the output end of the 11st operational amplifier, and the 5th simulation multiplies
Second input terminal of musical instruments used in a Buddhist or Taoist mass is connect with the output end of the tenth analog multiplier, and the output of the 5th analog multiplier is W output ends.
Further, the relationship that other resistance are connect with output end is：X output ends are connect with first resistor ,-X output ends
It is connect with the 6th resistance, the second input terminal of Y output ends and the first analog multiplier, the first input end of the second analog multiplier
Connection ,-Y output ends are connect with the second input terminal of second resistance, the second analog multiplier, Z output ends and the first analogue multiplication
The first input end of device, eleventh resistor connection, U output ends are connect with the 8th resistance, twelfth resistor, W output ends and the 7th
Resistance, thirteenth resistor connection.
Further, the five dimension chaos circuits described in the utility model containing series connection memristor, the first analog multiplier
Multiple be 0.1, the multiple of the second analog multiplier is 0.1, and the multiple of third analog multiplier is 0.2, the 4th analogue multiplication
The multiple of device is 0.05, and the multiple of the 5th analog multiplier is 1, and the multiple of the 6th analog multiplier is 0.2, the 7th analogue multiplication
The multiple of device is 0.3；The voltage of first DC power supply is 1V, and the voltage of the second DC power supply is 2V.
Further, the five dimension chaos circuits described in the utility model containing series connection memristor, the first memristor module
Output be the second equivalent memristor module input；The output of first equivalent memristor module, the second equivalent memristor module
Output connect with the inverting input of third operational amplifier by the 7th resistance, the 8th resistance, the first equivalent memristor mould
The output of block, the output of the second equivalent memristor module pass through twelfth resistor, thirteenth resistor and the 5th operational amplifier
Inverting input connects.
The beneficial effects of the utility model and advantage are：Grinding for multi-dimension Chaos circuit is designed using more than two memristors
It is still open to study carefully with design, is with the project of challenge, different equivalent ways, which is used in series, can more be enriched, more
Add it is difficult to predict chaotic behavior, to improve the safety and reliability of secret communication, the research adopted this method at present
It is very few.The utility model uses two different memristor equivalent equations, constructs two different equivalent moulds of active memristor
Type, and connect to two active equivalent models；The raising of chaos system dimension is realized using memristor as feedback term, is realized
A kind of five dimension chaos systems possessing more complicated chaotic behavior.More complicated chaos phenomenon is produced, can adapt to more
Secret communication and the encrypted demand of information are carried out under kind environment.
Description of the drawings
Fig. 1 is the Multisim circuit diagrams for the five dimension chaos circuits that the utility model contains series connection memristor.
Fig. 2 is the circuit diagram of output signal x in the utility model.
Fig. 3 is the circuit diagram of output signal y in the utility model.
Fig. 4 is the circuit diagram of output signal z in the utility model.
Fig. 5 is the circuit diagram of output signal u in the utility model, is the non-linear equivalent mould of quadratic form of magnetic control memristor
Type.
Fig. 6 is the circuit diagram of output signal w in the utility model, is the non-linear equivalent mould of cubic form of magnetic control memristor
Type.
Fig. 7 is VA characteristic curve-excitation of the non-linear equivalent model of active quadratic form of memristor in the utility model
Frequency is 1kHz.
Fig. 8 is VA characteristic curve-excitation of the non-linear equivalent model of active quadratic form of memristor in the utility model
Frequency is 500Hz.
Fig. 9 is VA characteristic curve-excitation of the non-linear equivalent model of active cubic form of memristor in the utility model
Frequency is 1kHz.
Figure 10 is VA characteristic curve-excitation of the non-linear equivalent model of active cubic form of memristor in the utility model
Frequency is 500Hz.
Figure 11 is the x-y plane phasor that the utility model Multisim emulates phasor.
Figure 12 is the x-z-plane phasor that the utility model Multisim emulates phasor.
Figure 13 is the x-u plane phasors that the utility model Multisim emulates phasor.
Figure 14 is the x-w plane phasors that the utility model Multisim emulates phasor.
Figure 15 is the y-z plane phasor that the utility model Multisim emulates phasor.
Figure 16 is the y-u plane phasors that the utility model Multisim emulates phasor.
Figure 17 is the y-w plane phasors that the utility model Multisim emulates phasor.
Figure 18 is the z-u plane phasors that the utility model Multisim emulates phasor.
Figure 19 is the z-w plane phasors that the utility model Multisim emulates phasor.
Figure 20 is the u-w plane phasors that the utility model Multisim emulates phasor.
Figure 21 is that the output signal x of the utility model Multisim emulation sequence diagrams changes over time figure.
Figure 22 is that the output signal y of the utility model Multisim emulation sequence diagrams changes over time figure.
Figure 23 is that the output signal z of the utility model Multisim emulation sequence diagrams changes over time figure.
Figure 24 is that the output signal u of the utility model Multisim emulation sequence diagrams changes over time figure.
Figure 25 is that the output signal w of the utility model Multisim emulation sequence diagrams changes over time figure.
Specific implementation mode
The utility model is described in detail with reference to the accompanying drawings and examples.
Embodiment
The state equation of one Rucklidge system is：
Since the dynamic range of its variable is excessive, be unfavorable for circuit realization, need to make variable scale compressed transform, to its into
After 2 times of row homogeneous compaction, the state equation of obtained system is：
The kinetics equation of five dimension chaos circuits of the structure containing series connection memristor is as follows：
Wherein W1(u)=- 5 × 10-6+u2,
The utility model uses two different memristor equivalent models, respectively quadratic nonlinearity type, cubic non-linearity type；
The utility model is divided into five Implement of Function Module, the generation of the first Implement of Function Module x signals, the second Implement of Function Module y
The generation of signal, the generation of third Implement of Function Module z signals, the generation of the 4th Implement of Function Module u signals, five-function mould
Block realizes the generation of w signals；Meanwhile the 4th Implement of Function Module active equivalent model of memristor of quadratic nonlinearity type,
Five-function module realizes the active equivalent model of memristor of cubic non-linearity type.Contain string as shown in Figure 1 for the utility model
The Multisim circuit diagrams for joining five dimension chaos circuits of memristor, describe the way circuit figure constituted using five function modules.
The Multisim circuits of the generation of x signals of first Implement of Function Module, the first function module are realized such as Fig. 2 institutes
Show, it is as shown in figure 21 that x changes over time curve.The inverting input of first operational amplifier and first resistor, second resistance, the
Three resistor coupled in parallel, the other end of 3rd resistor are connect with the output end of the first analog multiplier, the reverse phase of the first operational amplifier
Input terminal is connect by the first capacitance with its output end, and the output end of the first operational amplifier is X output ends, the first operation amplifier
The in-phase input end of device is grounded；The inverting input of second operational amplifier is connect by the 4th resistance with X output ends, the second fortune
The inverting input of operator amplifier is connect by the 5th resistance with its output end, the in-phase input end of the second operator amplifier
The output end of ground connection, second operational amplifier is-X output ends.
The Multisim circuits of the generation of y signals of second Implement of Function Module, the second function module are realized such as Fig. 3 institutes
Show, it is as shown in figure 22 that y changes over time curve.The inverting input of third operational amplifier and the 6th resistance, the 7th resistance,
The inverting input of eight resistor coupled in parallel, third operational amplifier is connect by the second capacitance with its output end, third operation amplifier
The in-phase input end of device is grounded, and the output of third operational amplifier is Y output ends；The inverting input of four-operational amplifier is logical
The 9th resistance to be crossed to connect with Y output ends, the inverting input of four-operational amplifier is connect by the tenth resistance with its output end,
The in-phase input end of four-operational amplifier is grounded, and the output end of four-operational amplifier is-Y output ends.
The Multisim circuits of the generation of z signals of third Implement of Function Module, third function module are realized such as Fig. 4 institutes
Show, it is as shown in figure 23 that z changes over time curve.The inverting input of 5th operational amplifier and eleventh resistor, the 12nd electricity
Resistance, thirteenth resistor, the 14th resistor coupled in parallel, the other end of the 14th resistance are connect with the output end of the second analog multiplier,
The inverting input of 5th operational amplifier is connect by third capacitance with its output end, and the output end of the 5th operational amplifier is
Z output ends, the in-phase input end ground connection of the 5th operational amplifier.
The essence of 4th function module and five-function module is two different memristor equivalent models.4th function mould
Block is the first equivalent memristor module, and five-function module is the second equivalent memristor module.
The active quadratic nonlinearity type that first equivalent memristor module uses is equivalent, is magnet controlled memristor, recall lead for：
The Multisim circuits of first equivalent memristor module are realized as shown in figure 5, it is when driving frequency is 1kHz
VA characteristic curve as shown in fig. 7, driving frequency be 500kHz when VA characteristic curve as shown in figure 8, attached drawing demonstrates
The validity of the equivalent model.
The realization of first equivalent memristor function module is as follows：The in-phase input end of 6th operational amplifier connects with X output ends
It connects, the inverting input of the 6th operational amplifier is connect by the 16th resistance with its output end；7th operational amplifier it is anti-
Phase input terminal is connect with the 15th resistance, and the inverting input of the 7th operational amplifier is connected by the 4th capacitance and its output end
It connects, the in-phase input end of the 7th operational amplifier ground connection, the of the output end of the 7th operational amplifier and third analog multiplier
One input terminal connects, and the second input terminal of third analog multiplier is connect with first input end；The same phase of 8th operational amplifier
Input terminal is connect by the 18th resistance with the output end of third analog multiplier, and the in-phase input end of the 8th operational amplifier is logical
It crosses the 17th resistance with the cathode of the first DC power supply to be connected, the plus earth of the first DC power supply, the 8th operational amplifier
In-phase input end is connect by the 19th resistance with its output end, the reverse inter-input-ing ending grounding of the 8th operational amplifier；4th mould
The first input end of quasi-multiplication device connects the output end of the 6th operational amplifier, the second input terminal of the 4th analog multiplier and the
The output end of eight operational amplifiers connects, and the output end of the 4th analog multiplier is U output ends.U changes over time curve as schemed
Shown in 24.
The active cubic non-linearity type that second equivalent memristor module uses is equivalent, is magnet controlled memristor, recall lead for：
The Multisim circuits of second equivalent memristor module are realized as shown in fig. 6, it is when driving frequency is 1kHz
VA characteristic curve is as shown in figure 9, the VA characteristic curve when driving frequency is 500kHz is as shown in Figure 10, it was demonstrated that such
Imitate the validity of model.
The realization of second equivalent memristor module is as follows：The inverting input of 9th operational amplifier passes through the 20th resistance
It is connect with U output ends, the inverting input of the 9th operational amplifier is connect by the 5th capacitance with its output end, and the 9th operation is put
The in-phase input end ground connection of big device；The first input end of 7th analog multiplier is connect with the output end of the 9th operational amplifier,
Second input terminal of the 7th analog multiplier is connect with its first input end, the first input end and the 7th of the 6th analog multiplier
The output end of analog multiplier connects, and the second input terminal of the 6th analog multiplier and the output end of the 9th analog multiplier connect
It connects；The in-phase input end of tenth operational amplifier is connect by the 23rd resistance with the output end of the 6th analog multiplier, the
The in-phase input end of ten operator amplifiers is connected by the 22nd resistance with the cathode of the second DC power supply, the second direct current
The in-phase input end of the plus earth in source, the tenth operational amplifier is connect by the 24th resistance with its output end, the tenth fortune
Calculate the reverse inter-input-ing ending grounding of amplifier；The in-phase input end of 11st operational amplifier is connect with U output ends, the 11st operation
The inverting input of amplifier is connect by the 21st resistance with its output end；The first input end of 5th analog multiplier with
The output end of 11st operational amplifier connects, the output of the second input terminal and the tenth analog multiplier of the 5th analog multiplier
The output of end connection, the 5th analog multiplier is W output ends.It is as shown in figure 25 that w changes over time curve.
The relationship that other resistance are connect with output end is：X output ends are connect with first resistor ,-X output ends and the 6th resistance
Connection, Y output ends are connect with the first input end of the second input terminal of the first analog multiplier, the second analog multiplier, and-Y is defeated
Outlet is connect with the second input terminal of second resistance, the second analog multiplier, and the first of Z output ends and the first analog multiplier is defeated
Enter end, eleventh resistor connection, U output ends are connect with the 8th resistance, twelfth resistor, W output ends and the 7th resistance, the 13rd
Resistance connects.
In specific embodiment, the multiple of the first analog multiplier is 0.1, and the multiple of the second analog multiplier is 0.1, third
The multiple of analog multiplier is 0.2, and the multiple of the 4th analog multiplier is 0.05, and the multiple of the 5th analog multiplier is the 1, the 6th
The multiple of analog multiplier is 0.2, and the multiple of the 7th analog multiplier is 0.3；The voltage of first DC power supply is 1V, and second is straight
The voltage in galvanic electricity source is 2V.
In specific embodiment, the output of the first memristor module is the input of the second equivalent memristor module；First is equivalent
The output of memristor module, the output of the second equivalent memristor module pass through the 7th resistance, the 8th resistance and third operation amplifier
The inverting input of device connects, and the output of the first equivalent memristor module, the output of the second equivalent memristor module pass through the tenth
Two resistance, thirteenth resistor are connect with the inverting input of the 5th operational amplifier.It is realized two by above-mentioned method
The concatenated purpose of memristor realizes the difference of the existence variable in an equation according to the definition of each variable in equation
The purpose of order derivative, enriches chaotic behavior.
X output ends, Y output ends, Z output ends, U output ends and W output ends in Fig. 1, which is connected to oscillograph, can show such as
Different phasors shown in Figure 11~20, it was demonstrated that the validity of the utility model.
Component parameter in embodiment is as follows：C1=C1=C1=C1=10nF, C5=5nF, R1=50k Ω, R6=R8=
R11=R12=R13=R15=R20=100k Ω, R16=R19=R21=R24=1k Ω, R2=15k Ω, R4=R5=R9=R10=
R17=R18=R22=R23=10k Ω, R3=R14=5k Ω, R7The model of=150k Ω, operational amplifier are TL081CD, mould
The model of quasi-multiplication device is AD633JN.
The above is only the preferred embodiment of the utility model, it is noted that for the common skill of the art
For art personnel, without departing from the principle of this utility model, several improvements and modifications can also be made, these improve and
Retouching also should be regarded as the scope of protection of the utility model.
Claims (4)
1. a kind of five dimension chaos circuits containing series connection memristor, it is characterised in that：Including 11 operational amplifiers, seven moulds
Quasi-multiplication device and resistance, capacitance and DC power supply；The inverting input of first operational amplifier and first resistor, the second electricity
Resistance, 3rd resistor are in parallel, and the other end of 3rd resistor is connect with the output end of the first analog multiplier, the first operational amplifier
Inverting input is connect by the first capacitance with its output end, and the output end of the first operational amplifier is X output ends, the first operation
The in-phase input end of amplifier is grounded；The inverting input of second operational amplifier is connect by the 4th resistance with X output ends, the
The inverting input of two operational amplifiers is connect by the 5th resistance with its output end, the in-phase input end of second operational amplifier
The output end of ground connection, second operational amplifier is-X output ends；The inverting input of third operational amplifier and the 6th resistance,
The inverting input of seven resistance, the 8th resistor coupled in parallel, third operational amplifier is connect by the second capacitance with its output end, third
The in-phase input end of operational amplifier is grounded, and the output of third operational amplifier is Y output ends；The reverse phase of four-operational amplifier
Input terminal is connect by the 9th resistance with Y output ends, and the inverting input of four-operational amplifier is defeated with it by the tenth resistance
Outlet connects, and the output end of the in-phase input end ground connection of four-operational amplifier, four-operational amplifier is-Y output ends；5th
The inverting input of operational amplifier and eleventh resistor, twelfth resistor, thirteenth resistor, the 14th resistor coupled in parallel, the tenth
The other end of four resistance is connect with the output end of the second analog multiplier, and the inverting input of the 5th operational amplifier passes through third
Capacitance is connect with its output end, and the output end of the 5th operational amplifier is Z output ends, the in-phase input end of the 5th operational amplifier
Ground connection；The in-phase input end of 6th operational amplifier is connect with X output ends, and the inverting input of the 6th operational amplifier passes through
16 resistance are connect with its output end；The inverting input of 7th operational amplifier is connect with the 15th resistance, and the 7th operation is put
The inverting input of big device is connect by the 4th capacitance with its output end, the in-phase input end ground connection of the 7th operational amplifier, the
The output end of seven operational amplifiers is connect with the first input end of third analog multiplier, the second input of third analog multiplier
End is connect with first input end；The in-phase input end of 8th operational amplifier passes through the 18th resistance and third analog multiplier
Output end connects, and the in-phase input end of the 8th operational amplifier is connected by the 17th resistance with the cathode of the first DC power supply,
The in-phase input end of the plus earth of first DC power supply, the 8th operational amplifier is connected by the 19th resistance and its output end
It connects, the reverse inter-input-ing ending grounding of the 8th operational amplifier；The first input end of 4th analog multiplier connects the 6th operation amplifier
Second input terminal of the output end of device, the 4th analog multiplier is connect with the output end of the 8th operational amplifier, and the 4th simulation multiplies
The output end of musical instruments used in a Buddhist or Taoist mass is U output ends；The inverting input of 9th operational amplifier is connect by the 20th resistance with U output ends,
The inverting input of 9th operational amplifier is connect by the 5th capacitance with its output end, the homophase input of the 9th operational amplifier
End ground connection；The first input end of 7th analog multiplier is connect with the output end of the 9th operational amplifier, the 7th analog multiplier
The second input terminal connect with its first input end, the first input end of the 6th analog multiplier is defeated with the 7th analog multiplier
Outlet connects, and the second input terminal of the 6th analog multiplier is connect with the output end of the 9th analog multiplier；Tenth operation amplifier
The in-phase input end of device is connect by the 23rd resistance with the output end of the 6th analog multiplier, the tenth operational amplifier it is same
Phase input terminal is connected by the 22nd resistance with the cathode of the second DC power supply, the plus earth of the second DC power supply, and the tenth
The in-phase input end of operational amplifier is connect by the 24th resistance with its output end, the anti-phase input of the tenth operational amplifier
End ground connection；The in-phase input end of 11st operational amplifier is connect with U output ends, the inverting input of the 11st operational amplifier
It is connect with its output end by the 21st resistance；The first input end of 5th analog multiplier and the 11st operational amplifier
Output end connects, and the second input terminal of the 5th analog multiplier is connect with the output end of the tenth analog multiplier, and the 5th simulation multiplies
The output of musical instruments used in a Buddhist or Taoist mass is W output ends；X output ends are connect with first resistor, and-X output ends are connect with the 6th resistance, Y output ends and
The first input end connection of second input terminal of one analog multiplier, the second analog multiplier ,-Y output ends and second resistance, the
Second input terminal of two analog multipliers connects, and the first input end of Z output ends and the first analog multiplier, eleventh resistor connect
It connects, U output ends are connect with the 8th resistance, twelfth resistor, and W output ends are connect with the 7th resistance, thirteenth resistor.
2. the five dimension chaos circuits as described in claim 1 containing series connection memristor, it is characterised in that：First analog multiplier
Multiple be 0.1, the multiple of the second analog multiplier is 0.1, and the multiple of third analog multiplier is 0.2, the 4th analogue multiplication
The multiple of device is 0.05, and the multiple of the 5th analog multiplier is 1, and the multiple of the 6th analog multiplier is 0.2, the 7th analogue multiplication
The multiple of device is 0.3；The voltage of first DC power supply is 1V, and the voltage of the second DC power supply is 2V.
3. the five dimension chaos circuits as described in claim 1 containing series connection memristor, it is characterised in that：6th operation amplifier
Device, the 7th operational amplifier, the 8th operational amplifier, third analog multiplier and the 4th analog multiplier constitute first and equivalent recall
Hinder device module；9th operational amplifier, the tenth operational amplifier, the 11st operational amplifier, the 5th analog multiplier, the 6th mould
Quasi-multiplication device and the 7th analog multiplier constitute the second equivalent memristor module.
4. the five dimension chaos circuits as claimed in claim 3 containing series connection memristor, it is characterised in that：First equivalent memristor
The output of module is the input of the second equivalent memristor module；The output of first equivalent memristor module and the second equivalent memristor
The output of module is connect by the 7th resistance, the 8th resistance with the inverting input of third operational amplifier, the first equivalent memristor
The output of device module and the output of the second equivalent memristor module are put by twelfth resistor and thirteenth resistor with the 5th operation
The inverting input connection of big device.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201820564594.2U CN208063218U (en) | 2018-04-19 | 2018-04-19 | A kind of five dimension chaos circuits containing series connection memristor |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201820564594.2U CN208063218U (en) | 2018-04-19 | 2018-04-19 | A kind of five dimension chaos circuits containing series connection memristor |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN208063218U true CN208063218U (en) | 2018-11-06 |
Family
ID=63983206
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201820564594.2U Expired - Fee Related CN208063218U (en) | 2018-04-19 | 2018-04-19 | A kind of five dimension chaos circuits containing series connection memristor |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN208063218U (en) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN108418674A (en) * | 2018-04-19 | 2018-08-17 | 沈阳建筑大学 | A kind of five dimension chaos circuits containing series connection memristor |
| CN114285544A (en) * | 2021-12-17 | 2022-04-05 | 安顺学院 | Memristor conservative chaotic signal generator with offset boosting behavior |
-
2018
- 2018-04-19 CN CN201820564594.2U patent/CN208063218U/en not_active Expired - Fee Related
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN108418674A (en) * | 2018-04-19 | 2018-08-17 | 沈阳建筑大学 | A kind of five dimension chaos circuits containing series connection memristor |
| CN114285544A (en) * | 2021-12-17 | 2022-04-05 | 安顺学院 | Memristor conservative chaotic signal generator with offset boosting behavior |
| CN114285544B (en) * | 2021-12-17 | 2022-11-29 | 安顺学院 | Memristor conservative chaotic signal generator with offset boosting behavior |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN108418674A (en) | A kind of five dimension chaos circuits containing series connection memristor | |
| CN106130713B (en) | A kind of most simple four-dimensional self-governing chaos system and realization circuit with double memristors | |
| CN105681020A (en) | Hyperchaotic hidden oscillation circuit based on balance-point-free memristor system | |
| CN208063218U (en) | A kind of five dimension chaos circuits containing series connection memristor | |
| CN102946308A (en) | Novel fractional order hyperchaos circuit | |
| CN105530083A (en) | Voltage-controlled memristor chaotic circuit based on Wien bridge oscillator | |
| CN101295454B (en) | Non-inductor Chua's circuit | |
| CN206775512U (en) | A kind of four wing chaos circuits of four-dimension | |
| CN102946309A (en) | Hyperchaotic circuit | |
| CN106100820B (en) | Amplitude-frequency is adjustable chaos signal generator | |
| CN109840365A (en) | A kind of active memristor emulator | |
| CN111404660B (en) | Four-order memristor chaotic signal source circuit | |
| CN109033602B (en) | Quartic three-dimensional memristor circuit system and implementation circuit | |
| CN204166775U (en) | Biousse banding pattern cell neural network chaos circuit is bought on three rank | |
| CN101447140B (en) | Chaotic circuit of cascade reversed-phase integrator | |
| CN103036673B (en) | A kind of eight amplifier five rank hyperchaotic circuits | |
| CN106921344A (en) | A kind of self-oscillation chaos system based on broad sense memristor | |
| CN209046656U (en) | A kind of three rank Hysteretic nonlinearity chaos circuits | |
| CN204102401U (en) | A kind of for simulating the experimental provision recalling resistance element | |
| CN209046655U (en) | A kind of simple three-dimensional chaotic circuit containing constant term | |
| CN110611560B (en) | Three-dimensional non-autonomous chaotic model and circuit | |
| CN209543699U (en) | A kind of three rank class Lorentz 3+2 type chaos circuits | |
| CN105845004A (en) | Chua's circuit realized based on hysteresis function | |
| CN110198164A (en) | A kind of absolute value flow control memristor analog circuit | |
| CN205247388U (en) | Recall circuit of container emulation ware |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| GR01 | Patent grant | ||
| GR01 | Patent grant | ||
| CF01 | Termination of patent right due to non-payment of annual fee | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20181106 Termination date: 20190419 |