CN204761566U - Image processing accelerating system based on FPGA - Google Patents

Image processing accelerating system based on FPGA Download PDF

Info

Publication number
CN204761566U
CN204761566U CN201520475697.8U CN201520475697U CN204761566U CN 204761566 U CN204761566 U CN 204761566U CN 201520475697 U CN201520475697 U CN 201520475697U CN 204761566 U CN204761566 U CN 204761566U
Authority
CN
China
Prior art keywords
image
fpga
accelerating system
image acquisition
system based
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CN201520475697.8U
Other languages
Chinese (zh)
Inventor
尤文杰
辛建平
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Wuxi Tongwei Software Co Ltd
Original Assignee
Wuxi Tongwei Software Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Wuxi Tongwei Software Co Ltd filed Critical Wuxi Tongwei Software Co Ltd
Priority to CN201520475697.8U priority Critical patent/CN204761566U/en
Application granted granted Critical
Publication of CN204761566U publication Critical patent/CN204761566U/en
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Landscapes

  • Image Processing (AREA)

Abstract

The utility model relates to an image processing system specifically is an image processing accelerating system based on FPGA, the accelerating system is integrated in single looks built -in, including camera lens, image acquisition unit, image processing unit, network communication unit with communication function with collection, the processing of image, wherein camera lens and image acquisition unit link to each other, image processing unit and image acquisition unit connection to link to each other with network communication unit. This system is with collection, the processing and communication function integration in single looks built -in of image. FPGA has very strong flexibility, and the chip has all reached higher level in the aspect of integrated level, capacity and speed, can accomplish complicated logical operation. Use FPGA's data and the characteristics that the logic walked abreast, carry out the recognition process of a plurality of images simultaneously, can reach the real -time of detection, can satisfy the high demand of industry field to image quality.

Description

A kind of image procossing accelerating system based on FPGA
Technical field
The utility model relates to image processing system, specifically a kind of image procossing accelerating system based on FPGA.
Background technology
Image procossing is a part of Signal and Information Processing subject, is also an of paramount importance part in field of video monitoring.Along with the develop rapidly of technology, no matter image procossing is in algorithm, system configuration, or in application and popularity all achieves considerable progress, but be applied to industrial intelligent application aspect and be also in the starting stage, still have a large amount of technology to need constantly research and development and capture.The image of smart camera accelerates process and also belongs to blank in the world.Along with intelligent sensor concept is progressively ripe, the demand of smart camera end acceleration process graphical analysis can be more and more higher.Powerful disposal ability and lower product price are that can intelligent sensor one of the factor of large-scale promotion.
Image processing system traditional at present has three kinds, utilizes analogue camera to realize image procossing; IPC and industrial computer is utilized to realize image procossing; Digital camera is utilized to realize image procossing.
There is certain defect in this several image procossing mode, concrete manifestation is as follows:
1), when utilizing analogue camera to realize image procossing, because the image of analogue camera shooting is inherently unclear, then through analog-to-digital conversion, picture quality obviously reduces, and affects image recognition.
2) when utilizing IPC and industrial computer to realize image procossing, along with image size is increasing, network delay also can be very large; When carrying out multiple recognizer process, processing speed can be slack-off;
3) when utilizing digital camera to realize image procossing, at process some large-scale algorithms or when processing multiple recognizer, disposal ability is nowhere near.
4) image procossing solution traditional more than all adopts serial process mode, and therefore when processing multiple image, processing speed is slow, and time delay is longer.
Summary of the invention
The technical problems to be solved in the utility model is: overcome deficiency of the prior art, a kind of image procossing accelerating system based on FPGA is provided, utilize FPGA to carry out data localized, there is high real-time, the high demand of industrial circle to picture quality can be met.
For solving the problems of the technologies described above, the technical solution adopted in the utility model is as follows:
Based on an image procossing accelerating system of FPGA, the collection of image, process and communication function are integrated in single camera by described accelerating system, comprise camera lens, image acquisition units, graphics processing unit, network communication unit; Wherein camera lens and image acquisition units are connected, graphics processing unit is connected with image acquisition units, and is connected with network communication unit.
Further, described image acquisition units comprises transducer and image pick-up card, and the one between ccd sensor or cmos sensor selected by described transducer.
Further, described graphics processing unit, comprises high-performance FPGA module, DSP module; Described high-performance FPGA module and static RAM SRAM, Double Data Rate synchronous DRAM DDR, and be connected with DSP module.
Further, ARM system is contained in described DSP module.
Further, described network communication unit, supports RS232 serial ports and RJ45 network interface.
The beneficial effect of employing the technical solution of the utility model is: the collection of image, process and communication function are integrated in single camera by native system.FPGA has very strong flexibility, and chip all reaches higher level in integrated level, capacity and speed, can complete complicated logical operation.The feature that the data of application FPGA and logic walk abreast, carries out the identifying processing of multiple image simultaneously, can reach the real-time of detection, can meet the high demand of industrial circle to picture quality.
Accompanying drawing explanation
Fig. 1 is structural representation of the present utility model;
In figure: 1 is camera lens, 2 is image acquisition units, and 3 is graphics processing unit, and 4 is network communication unit, and 5 is SRAM, and 6 is DDR, and 7 is high-performance FPGA module, and 8 is DSP module, and 9 is ARM system
Embodiment
Below in conjunction with the drawings and specific embodiments, the utility model is described in further detail.
As shown in Figure 1, a kind of image procossing accelerating system based on FPGA, the collection of image, process and communication function are integrated in single camera by described accelerating system, comprise camera lens 1, image acquisition units 2, graphics processing unit 3, network communication unit 4; Wherein camera lens 1 and image acquisition units 2 is connected, graphics processing unit 3 is connected with image acquisition units 2, and is connected with network communication unit 4.
Preferably, described image acquisition units 2 comprises transducer and image pick-up card, and the one between ccd sensor or cmos sensor selected by described transducer.
Preferably, described graphics processing unit 3, comprises high-performance FPGA module 7, DSP module 8; Described high-performance FPGA module 7 and static RAM SRAM5, Double Data Rate synchronous DRAM DDR6, and be connected with DSP module 8.
Preferably, ARM system 9 is contained in described DSP module 8.
Preferably, described network communication unit 4, supports RS232 serial ports and RJ45 network interface.
The operation principle of a kind of image procossing accelerating system based on FPGA of the present utility model is as follows: image acquisition units 3 is equivalent to CCD/CMOS imageing sensor and image pick-up card, image is gathered by image acquisition units 2, the drive singal of imageing sensor completes the amplification of vision signal to mate driving force through the amplifier of graphics processing unit 3, exported by high-performance FPGA module 7 again, output signal and complete sampling and Image semantic classification by high-performance FPGA module 7 after analog-to-digital conversion (ADC).Driving centered by high-performance FPGA module 7 and digital processing system, there is stronger able to programme serial/parallel row pipeline processes ability, complicated logical operation can be completed, the feature that the data of application high-performance FPGA module 7 and logic walk abreast, carry out format conversion, i.e. RGB conversion, carries out the identifying processing of multiple image simultaneously simultaneously, the real-time of detection can be reached, provide rear end accessible digital image data.Export DSP module 8 again to.DSP module 8 carries out a series of process to the digital image signal obtained, as white balance, brightness adjustment, tone are whole and revise, sharpened, white point, heat dry some correction, noise processed, compression etc., and JPEG compression process is carried out to image data stream.The object of compression reduces the data volume of image, thus reduce the storage capacity stored, or deposit more photo under certain memory capacity.View data real-time storage is in SRAM5, DDR6 the most at last, and exports display to by network communication unit 4.Network communication unit 4 mainly completes the communication task of control information, view data, supports that RS232 serial ports communicates with RJ45 network interface.
The above; be only embodiment of the present utility model; protection range of the present utility model is not limited thereto; anyly be familiar with those skilled in the art in the technical scope that the utility model discloses; the change that can expect easily or replacement, all should be encompassed within protection range of the present utility model.Therefore, the protection range that protection range of the present utility model should define with claim is as the criterion.

Claims (5)

1. based on an image procossing accelerating system of FPGA, it is characterized in that: the collection of image, process and communication function are integrated in single camera by described accelerating system, comprise camera lens, image acquisition units, graphics processing unit, network communication unit; Wherein camera lens and image acquisition units are connected, graphics processing unit is connected with image acquisition units, and is connected with network communication unit.
2. a kind of image procossing accelerating system based on FPGA according to claim 1, it is characterized in that: described image acquisition units comprises transducer and image pick-up card, the one between ccd sensor or cmos sensor selected by described transducer.
3. a kind of image procossing accelerating system based on FPGA according to claim 1, is characterized in that: described graphics processing unit, comprises high-performance FPGA module, DSP module; Described high-performance FPGA module and static RAM SRAM, Double Data Rate synchronous DRAM DDR, and be connected with DSP module.
4. a kind of image procossing accelerating system based on FPGA according to claim 3, is characterized in that: containing ARM system in described DSP module.
5. a kind of image procossing accelerating system based on FPGA according to claim 1, is characterized in that: described network communication unit, supports RS232 serial ports and RJ45 network interface.
CN201520475697.8U 2015-06-30 2015-06-30 Image processing accelerating system based on FPGA Expired - Fee Related CN204761566U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201520475697.8U CN204761566U (en) 2015-06-30 2015-06-30 Image processing accelerating system based on FPGA

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201520475697.8U CN204761566U (en) 2015-06-30 2015-06-30 Image processing accelerating system based on FPGA

Publications (1)

Publication Number Publication Date
CN204761566U true CN204761566U (en) 2015-11-11

Family

ID=54476231

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201520475697.8U Expired - Fee Related CN204761566U (en) 2015-06-30 2015-06-30 Image processing accelerating system based on FPGA

Country Status (1)

Country Link
CN (1) CN204761566U (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN110751107A (en) * 2019-10-23 2020-02-04 北京精英系统科技有限公司 Method for detecting event of discarding articles by personnel
CN111343503A (en) * 2020-03-31 2020-06-26 北京金山云网络技术有限公司 Video transcoding method and device, electronic equipment and storage medium
WO2022062719A1 (en) * 2020-09-28 2022-03-31 深圳市洲明科技股份有限公司 Video processing method, computer-readable storage medium, and electronic device

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN110751107A (en) * 2019-10-23 2020-02-04 北京精英系统科技有限公司 Method for detecting event of discarding articles by personnel
CN111343503A (en) * 2020-03-31 2020-06-26 北京金山云网络技术有限公司 Video transcoding method and device, electronic equipment and storage medium
CN111343503B (en) * 2020-03-31 2022-03-04 北京金山云网络技术有限公司 Video transcoding method and device, electronic equipment and storage medium
WO2022062719A1 (en) * 2020-09-28 2022-03-31 深圳市洲明科技股份有限公司 Video processing method, computer-readable storage medium, and electronic device

Similar Documents

Publication Publication Date Title
CN204761566U (en) Image processing accelerating system based on FPGA
CN105181714B (en) A kind of bottling liquid Impurity Detection System and its detection method based on image procossing
CN102184552A (en) Moving target detecting method based on differential fusion and image edge information
CN102020036A (en) Visual detection method for transparent paper defect of outer package of strip cigarette
CN106454023B (en) USB3.0CMOS line array industrial camera
CN102912714A (en) Machine vision system used for acquiring and processing road crack images
CN102660815A (en) Cotton foreign fiber automatic removing method and system based on image acquisition and DSP (digital signal processing) algorithm
CN204710739U (en) The quick double-face imaging sorting system of ore based on face battle array
CN105118077A (en) Method for improving file shooting fluency and system for improving file shooting fluency
CN101172274B (en) Matrimony vine classifying and sorting device and methods thereof
CN206891989U (en) Paper defects data acquisition device and the real-time detection using the device and reponse system
CN206932317U (en) A kind of industrial camera based on wireless communication
CN206023934U (en) A kind of panoramic shooting system of mobile terminal
CN205566480U (en) Image signal system of picking up
CN204028938U (en) A kind of rapid image recognition system
CN103647902A (en) Video image processing method, video image processing device and video image processing system
CN208888840U (en) Image object detection device
CN110223258A (en) A kind of multi-mode fast video image defogging method and device
CN202940906U (en) Wireless monitoring device based on DSP, FPGA and GPRS
CN205949326U (en) Fruit grading system based on machine vision technique
CN202077149U (en) Novel image acquiring device of TFDS (trouble of moving freight car detection system)
CN202940909U (en) Double-transmission mode monitoring device based on DSP and FPGA
CN203219452U (en) Image processing platform based on cloud computing architecture
CN204028896U (en) Graphic system based on row address processor
CN104103119B (en) Realizing method of high-speed paper money serial number recognition system

Legal Events

Date Code Title Description
C14 Grant of patent or utility model
GR01 Patent grant
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20151111

Termination date: 20210630

CF01 Termination of patent right due to non-payment of annual fee