CN201867678U - Mainboard of computer capable of reducing power consumption during sleep - Google Patents

Mainboard of computer capable of reducing power consumption during sleep Download PDF

Info

Publication number
CN201867678U
CN201867678U CN2010205096012U CN201020509601U CN201867678U CN 201867678 U CN201867678 U CN 201867678U CN 2010205096012 U CN2010205096012 U CN 2010205096012U CN 201020509601 U CN201020509601 U CN 201020509601U CN 201867678 U CN201867678 U CN 201867678U
Authority
CN
China
Prior art keywords
main frame
computer main
frame panel
power supply
power
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
CN2010205096012U
Other languages
Chinese (zh)
Inventor
叶俊德
陈仲文
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Micro Star International Co Ltd
Original Assignee
Micro Star International Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Micro Star International Co Ltd filed Critical Micro Star International Co Ltd
Priority to CN2010205096012U priority Critical patent/CN201867678U/en
Application granted granted Critical
Publication of CN201867678U publication Critical patent/CN201867678U/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Landscapes

  • Power Sources (AREA)

Abstract

The utility model discloses a mainboard of a computer capable of reducing power consumption during sleep. The mainboard of the computer increases a DS3W mode and can reduce the power consumption of the mainboard of the computer during the sleep. A power-saving control device and a power supply switch device increased by the mainboard of the computer can cause the situation that only a main memory, the power-saving control device and the power supply switch device of the mainboard of the computer need to continuously maintain power supply, other elements can be de-energized, but still have an S3 state waking-up and recovering capacity for saving more power. When a power switch is pressed down by a user, the power-saving control device and the power supply switch device can recover the power supply for the elements which are de-energized before.

Description

Under dormancy, can reduce the computer main frame panel of power consumption
Technical field
The utility model relates to a kind of computer main frame panel, particularly relates to a kind of computer main frame panel when storer (Suspend to memory) state is arrived in dormancy, saves electric power more.
Background technology
See also Fig. 1, existing computer main frame panel 1 is when entering advanced configuration and power supply interface (Advanced Configuration and Power Interface, ACPI) during the standby dormant state of S3 (Suspend to Memory), though existing computer main frame panel 1 has entered battery saving mode, but existing computer main frame panel 1 still has the chip of part can continue power consumption, for example comprise: primary memory, platform control module (PCH, Plaform Controller Hub) (or South Bridge chip), super input and output (SIO, Super Input Output) chip and Memory Controller etc. all can power consumptions, the central processing unit (CPU) that has Memory Controller even also can power consumption, thereby can't further effectively reduce the loss of power.Existing computer main frame panel 1 is if realize power saving, all be its input power unit of spare part of power consumption to cut out by individual other control, even only with the power consumption spare part by programmed control, make it enter sleep pattern so that reduce power consumption, but PCH (South Bridge chip) is control ACPI, the SIO chip then is the gauge tap machine, and the both can't be closed under the standby dormant state.Its method for designing is all different when using the computer main frame panel of different chipsets (chipset), and need to consider different spare part on the computer main frame panel, and design different control modes respectively, not only complicated and increase cost, more can't apply mechanically design to other, the manpower that expends when therefore causing design is more and the development time is tediously long, makes cost improve relatively.
In present Intel TM(Intel TM) the recent desktop PC platform of company and mobile computer platform etc., in powder source management mode, increasing newly has ASW (ASW, Active Sleep Power Well, the deep-sleep power supply) pattern and DSW (DSW, Deep Sleep Power Well, activity dormancy power supply) two kinds of patterns such as pattern.In the ASW pattern, if computer system enters S3, and Intel is used in collocation TMDuring the network chip of company, computer system also can provide webmaster personnel far-end multiple monitoring management function, but the related elements of this moment and management engine (ME, Management Engine), storer for example, and network chip, the SIO chip all has lasting power consumption.But under the ASW pattern, if when not using the function of the Local Area Network (LAN) of INTEL or ME, when computer system enters the S3 pattern, can be with the ME power-off of PCH (or South Bridge chip).But PCH (or South Bridge chip), primary memory, network chip, SIO chip still continue power consumption.In the DSW pattern, if computer system enters DeepS4, during DeepS5, computer system can be with the electric power Close All of unnecessary usefulness, the inner relevant electric power that partly still has of only remaining PCH (or South Bridge chip) with the mechanism that is waken up, mean the only surplus real-time clock (RTC of computer system, Real Time Clock) chip and power switch (Power Button) can wake computer system up, all the other wake then neither being comprehended and ignoring of mode up, reduce power consumption and energy savings effect though so further reach, still lack answer fast and and another selection of power saving.
Following table is used for illustrating that the traditional computer motherboard is in Intel TM(Intel TM) the ACPI standard under the traditional computer motherboard on each electronic package power consumption situation:
Figure DEST_PATH_GSB00000452233700021
U.S. Pat 6,266,776 " ACPI sleep controls (ACPI Sleep Control) " have disclosed when the state of internal cell (Internal battery) or external power source supply (External power supply) changes, this change can be detected by embedded controller, this change utilizes power management event signal (Power Management Event Signal, POWER_PME) and SCI interrupt (Interrupt), make operating system thereby be informed to this change, the present system state of operating system (Current systemstate) thereby transform to another system state.U.S. Pat 6,266,776 when there is no the S3 state that is disclosed in ACPI, further causes the South Bridge chip and the outage of SIO chip of computer main frame panel at least, to save electric power.
The utility model is improved a kind of computer main frame panel in view of the disappearance of above-mentioned active computer motherboard, and it can solve above-mentioned disappearance.
The utility model content
First purpose of the present utility model provides a kind of computer main frame panel, is used for reducing the power consumption when storer (Suspend to memory) state is arrived in dormancy.
Second purpose of the present utility model provides a kind of computer main frame panel, can be when dormant state, primary memory is only arranged, beyond inner portion of element, of the present utility model electricity-saving control device and the power switch devices etc. relevant with the DSW pattern of platform control module continue to keep power supply, and all other elements all can cut off the power supply, but still have the ability of waking recovery from the S3 state up, to save electric power more.
For realizing the utility model above-mentioned purpose, the utility model provides a kind of computer main frame panel that is reduced in dormant state power consumption, wherein this computer main frame panel is electric property connection one power supply unit, and this computer main frame panel comprises at least: a central processing unit socket be used for the pegging graft central processing unit socket of a central processing unit, a Memory Controller, a platform control module (PCH, Platform Controller Hub), super input and output (SIO) chip and a communication chip; The primary memory of being formed with the automatic self-refreshing function of the tool stochastic and dynamic storer that is used for pegging graft, a plurality of primary memory sockets of one primary memory supply module and basic input and output (BIOS), wherein this primary memory supply module can continue power supply to this primary memory in an ASW (Active Sleep Power Well) pattern, and in a DSW (Deep Sleep Power Well) pattern, can be to continuing power supply in inner its portion of element relevant of this platform control module with this DSW pattern, and in this DSW pattern, this primary memory is cut off the power supply, wherein this computer main frame panel comprises: an electricity-saving control device, electric property is connected in this platform control module, and be used for judging when this computer main frame panel is the state that is between this ASW pattern and this DSW pattern, making a power switch device form opens circuit, and be used for receiving a power switch signal that is produced by a power switch, and be used for after receiving this power switch signal, make this power switch device form path; This power switch device, be controlled by this electricity-saving control device, and the electric property of the input end of this power switch device is connected in this power supply unit, and the electric at least property of the output terminal of this power switch device is connected in the power supply input pin of this central processing unit, this Memory Controller, this platform control module, this SIO chip, this communication chip etc.; When this power switch device formation is opened circuit, make these its electric property of power supplys input pin be connected in the output terminal of this power switch device by this, therefore form and open circuit with this power supply unit; When this power switch device forms path, make these its electric property of power supply input pin be connected in the output terminal of this power switch device, therefore form path with this power supply unit.
Computer main frame panel of the present utility model, wherein this primary memory comprises more than one DDR2 storer or DDR3 storer at least.And wherein this electricity-saving control device is integrated in this super I/O chip, or a microcontroller or an Application Specific Integrated Circuit.Wherein this central processing unit of this computer main frame panel, this Memory Controller, this platform control module are Intel TM(Intel TM) product of company.
For making structure of the present utility model, feature and use effect thereof there are more further understanding and understanding, lift preferable possible embodiments now and be described with reference to the accompanying drawings as follows.
Description of drawings
Fig. 1 shows the configuration diagram of the active computer motherboard that can be reduced in power consumption under the standby dormant state.
Fig. 2 shows the synoptic diagram that concerns of the newly-increased DS3W battery saving mode of the utility model computer main frame panel and original battery saving mode.
Fig. 3 shows that the utility model can reduce the configuration diagram of the computer main frame panel of power consumption.
Fig. 4 shows the utility model specific embodiment according to Fig. 3.
Fig. 5 shows that the process flow diagram of DS3W incident takes place the processing of the utility model computer main frame panel.
Fig. 6 shows that the processing of the utility model computer main frame panel wakes the process flow diagram of recovery up from the DS3W state.
The reference numeral explanation
1 existing computer main frame panel
10 computer main frame panels
10a DS3W battery saving mode
21 electricity-saving control devices
23 power switch devices
25 replacement (Reset) signals are kept the unit
30 power supply units
40 power switches
40a power supply start signal
The imitative power supply start of 40 ' a signal
101 central processing units
102 Memory Controllers
103 platform control modules
103a PCH inner member
104 super input and output (SIO) chips
105 communication chips
106 primary memorys
107 basic input and output (BIOS)
The 107a procedure code
108 primary memory supply modules
109a, 109b storage unit
Supply module is switched in 110 width modulations
211 controlling signal
231 control ends
233 input ends
235 output terminals
251 replacement signals
Embodiment
From the traditional computer motherboard of above-mentioned prior art in Intel TMThe ACPI standard under the traditional computer motherboard on the form of each electronic package power consumption situation can learn, though Intel TMThe battery saving mode that ASW and DSW are provided is arranged, chat bright disappearance in prior art, so the utility model is between Intel but still exist TMASW and the DSW battery saving mode between, the novel battery saving mode that a kind of more power saving allows computer system reply is again more quickly proposed, see also Fig. 2, Fig. 3, the utility model computer main frame panel 10 has increased DS3W battery saving mode 10a newly.After computer main frame panel 10 enters DS3W battery saving mode of the present utility model, only remaining primary memory, electricity-saving control device 21, power switch device 23 and outside 103 inner its portion of element relevant lasting power consumptions such as (later content abbreviate PCH inner member 103a as) of platform control module with the DSW pattern, and the element of other power consumption relevant portions all cuts off the power supply (Off), and only have RTC and the power switch (Power button) can computer system wakeup this moment.The computer main frame panel 10 that the utlity model has DS3W battery saving mode 10a is not influencing under the computer system functions fully, innovation provides a kind of electricity-saving function to provide the user to select, promptly be between the battery saving mode of ASW and DSW, many new electricity-saving functions are selected, and further reach the purpose of energy-saving and carbon-saving.
See also Fig. 3, Fig. 4.In order to disclose convenience of the present utility model and comprehensible purpose, in Fig. 3, Fig. 4,10 of computer main frame panels are drawn the nextport hardware component NextPort directly related with the utility model, yet belong to other these assemblies of computer main frame panel 10 but there is no direct correlation, omit and draw other these assemblies with the utility model.The utility model computer main frame panel 10 is owing to have the design of electricity-saving control device 21 and power switch device 23, therefore can save electric power more than ASW pattern, simultaneously, the utility model has overcome the active computer main frame under the ASW state, can't cut off platform control module (PCH, Platform Controller Hub) shortcoming of 103 (or South Bridge chips) and super input and output (SIO, Supper Input Output) chip 104 electric power supply such as grade.On the other hand, the utility model computer main frame panel 10 has also overcome the active computer main frame under the DSW state, shortcoming that can't computer system wakeup.
The utility model computer main frame panel 10 has mainly increased the design of electricity-saving control device 21 with power switch device 23, and the power supply of electricity-saving control device 21 and power switch device 23 comes from power supply unit 30, explanation below respectively.The utility model computer main frame panel 10 comprises at least: it is used for placing primary memory 106, primary memory supply module 108, the basic input and output (BIOS) 107 that its automatic self-refreshing function of tool stochastic and dynamic storer that is used for pegging graft of central processing unit 101, Memory Controller 102, platform control module (PCH, Platform Controller Hub) 103, super input and output (SIO) chip 104, communication chip 105, a plurality of primary memory socket is formed the central processing unit socket.Wherein platform control module 103 also can be replaced by South Bridge chip.In order to make for the purpose of the utility model is easy to understand, the central processing unit that preferred embodiment is adopted 101 of the utility model computer main frame panel 10, Memory Controller 102, PCH 103 (or South Bridge chip) are all Intel TM(Intel TM) product of company.Communication chip 105 can directly be existing related chip, for example existing cable network chip or existing wireless network chip.SIO chip 104 can directly be existing related chip.Primary memory 106 for example is to adopt one or more dual inline memory modules of being made up of the DDR3 storer (DIMM, Dual In-Line Memory Modules).
Power switch device 23 is controlled by electricity-saving control device 21.The control end 231 of power switch device 23 is connected in electricity-saving control device 21, is used for receiving the controlling signal 211 of electricity-saving control device 21.The input end 233 electric property of power switch device 23 are connected in power supply unit 30, and the electric at least property of the output terminal 235 of power switch device 23 is connected in the power supply input pin of central processing unit 101, Memory Controller 102, PCH 103, SIO chip 104, communication chip 105 etc.
Wherein function of electricity-saving control device 21 is to be used for receiving the power switch signal 40a that is produced by power switch 40.Another function of electricity-saving control device 21 be used for judging when computer main frame panel 10 be when being in described DS3W state, then export the controlling signal 211 of first voltage level, so make power switch device 23 formation open circuit (Open circuit).Another function of electricity-saving control device 21 is after receiving power switch signal 40a, then exports the controlling signal 211 of second voltage level, so makes power switch device 23 form path (Closed circuit).First voltage level is different magnitudes of voltage with second voltage level.
Electricity-saving control device 21 electric property are connected in utilizes PCH 103 (or South Bridge chip).SLP_S3# signal and SLP_S4# signal that electricity-saving control device 21 utilizes PCH 103 (or South Bridge chip) to send judge whether to entering the S3 pattern.When the SLP_S3# signal is low (Low) level, and the SLP_S4# signal is when being high (High) level, and electricity-saving control device 21 will be judged as the S3 pattern that enters.
When power switch device 23 is in off state, described these its electric property of power supply input pin are connected in the output terminal 233 of power switch device 23, open circuit with power supply unit 30 formation, that is central processing unit 101, Memory Controller 102, PCH 103, SIO chip 104 and communication chip 105 etc. all are de-energized.When power switch device 23 is in channel status, described these its electric property of power supply input pin are connected in the output terminal 233 of power switch device 23, form path with power supply unit 30, that is central processing unit 101, Memory Controller 102, PCH 103, SIO chip 104 and communication chip 105 etc. all are resumed power supply.
See also Fig. 4, electricity-saving control device 21 is integrated into SIO chip 104.Power switch device 23 is connected in series in power supply unit 30 and switches (PWM SW with width modulation, Pulse WidthModulation Switching) between the supply module 110, voltage after 110 conversions of PWM SW supply module is supplied to central processing unit 101, Memory Controller 102, PCH 103, SIO chip 104 and communication chip 105 at least.When field effect transistor (MOSFET) 23 was in cut-off state, PWM SW supply module 110 just formed with power switch device 23 and opens circuit.When field effect transistor (MOSFET) 23 was in conducting state, PWM SW supply module 110 just formed path with power switch device 23.Electricity-saving control device 21 so makes MOSFET 23 to do switching between cut-off state and conducting state by the grid of the controlling signal 211 of exporting different voltage levels to MOSFET 23.
Have Memory Controller 102 in the central processing unit 101 of Fig. 4.When computer main frame panel 10 is in described DS3W state, only there are DDR3 DIMM 106, PCH inner member 103a, electricity-saving control device 21 and power switch device 23 etc. still to possess the supply of electric power, all the other all elements will be de-energized, as can reach the pattern of more power saving.Moreover, because of when closing the power supply of central processing unit 101, also with the power-off of built-in storage controller 102, can cause that so replacement (RESET) signal that is used for storer (Memory) becomes low (Low) voltage level simultaneously, can cause the data of DDR3DIMM 106 to run off like this.The utility model is set up replacement (Reset) signal and is kept unit 25 in order to hamper the situation of planting here, is used for when computer main frame panel 10 is in described DS3W state output replacement signal 251 to DDR3DIMM 106.(Reset) signal of resetting is kept unit 25 and can be kept the replacement signal not to be changed after Memory Controller 102 is de-energized, and still still maintains height (High) voltage level.
Describe electricity-saving control device 21 again in detail.Electricity-saving control device 21 can adopt to microcontroller as embodiment.If electricity-saving control device 21 is when being integrated into a chips with SIO chip 104,21 microcontrollers that can directly utilize SIO chip 104 inside of electricity-saving control device.
Electricity-saving control device 21 is after receiving power switch signal 40a, if electricity-saving control device 21 is the designs (that is employing is not the design that integrates with SIO chip 104) that adopt its chips, then electricity-saving control device 21 can duplicate power switch signal 40a, and the imitative power switch signal 40 ' a that duplicates of output is to the SIO chip 104 of computer main frame panel 10.And electricity-saving control device 21 then makes power switch device 23 form path (Closed circuit) after receiving power switch signal 40a.
Electricity-saving control device 21 also can adopt Application Specific Integrated Circuit (ASIC, ApplicationSpecific Integrated Circuit) to be achieved.
The computer main frame panel 10 that restores electricity can produce RSMRST signal (the RSMRST signal is for example produced by second device 103 or SIO chip 104), and be transferred to PCH 103 (or South Bridge chip).Then, computer main frame panel 10 can automatically perform (Wake Up) program of waking up.
The function of primary memory supply module 108 is used for the electric power of power supply unit 30, convert the electric power that is supplied to these DDR3 (or DDR2) DIMM 106 to, therefore when computer main frame panel 10 was in described DS3W state, power supply unit 30 still can be supplied electric power to primary memory supply module 108.The specific embodiment of primary memory supply module 108 for example is DDR3 (or DDR2) PWM SW supply module.
Possess the active computer motherboard that ASW pattern and DSW pattern are arranged, it can still can continue power supply to primary memory in the ASW pattern.On the other hand, this active computer motherboard still can be to continuing to power in inner its portion of element relevant with the DSW pattern of platform control module in the DSW pattern, and simultaneously primary memory is cut off the power supply.The utility model computer main frame panel 10 can directly adopt relevant therewith relevant available circuit means, comes as the reference to electric power supply modes such as PCH inner member 103a and DDR3 (or DDR2) DIMM 106.
At the printed circuit board (PCB) of the multilayer layout of active computer motherboard, all adopt together, and can't cut the power supply of Memory Controller and primary memory layout, its main cause is because controlling signal need be with reference to the primary memory power supply.The habit active computer motherboard of the printed circuit board (PCB) of 4 layout layers for example, the power supply of Memory Controller with the primary memory layout at the 4th layer.The utility model computer main frame panel 10 can be closed the power supply of Memory Controller 102 under the DS3W pattern in order to reach, in order to overcome this problem, the layout of the power supply of the power supply of Memory Controller and storer is separated each other, so just can under the DS3W pattern, can close the power supply of Memory Controller 102, and can the power supply of primary memory 106 not impacted.
The concrete example of power supply unit 30 can adopt ATX power supply unit or power transformer, or can be replaced by rechargeable battery.
The utility model computer main frame panel 10 can be to be used for the computer main frame panel of desktop PC or to be used for the computer main frame panel of mobile computer or to be used for the computer main frame panel of flat computer.
Moreover, in order to cooperate electricity-saving control device 21 and the factor that power switch device 23 cuts off the electric power supply of PCH 103 (or South Bridge chip) and SIO chip to make so the Basic Input or Output System (BIOS) of the utility model computer main frame panel 10 (BIOS) 107 established procedure sign indicating number 107a.Procedure code 107a is used for when the DS3W incident takes place computer main frame panel 10, and procedure code 107a stores first mark (Flag) in storage unit 109a; And procedure code 107a is used for checking this first mark when PCH 103 (or South Bridge chip) is resumed power supply with SIO chip 104 judge whether the preceding state of computer main frame panel 10 once entered the DS3W state, if be true, then carries out wake up procedure.Storage unit 109b is used for storing second mark, and the function of second mark is to judge the whether activation (Enable) of DS3W pattern for procedure code 107a.With second flag settings is the enforcement means of activation or forbidden energy (Disable), can utilize BIOS to set picture and be realized.
See also Fig. 5, be set under the situation of activation in the DS3W pattern at computer main frame panel 10, when computer main frame panel 10 takes place dormancy to storer (Suspend to memory) incident (Event) (for example S3 incident of ACPI), computer system (for example: (the Microsoft of Microsoft TM) Windows TM) with data storing to primary memory 106 (S401).Then, the procedure code 107a of BIOS 107 stores first mark (Flag) in storage unit 109a, and then, and (DS4 DS5), and keeps power supply (S402) to primary memory to the DSW pattern of activation (Enable) PCH 103.Then, the procedure code 107a of BIOS 107 transmits incident (Event) and gives PCH 103, makes it enter DSW pattern (S403).Then, PCH 103 soft closing (Soft shut down) power supply unit 30 still, primary memory 106, PCH inner member 103a, is not cut off (S404) with the electric power of SIO chip 104 etc.Then, electricity-saving control device 21 makes power switch device 23 formation open circuit, and still, primary memory 106 is still kept (S405) with the electric power of PCH inner member 103a.Then, computer main frame panel 10 is finished the S3 state (S406) that enters.
See also Fig. 6, when the user when depressing power switch 40, computer main frame panel 10 wakes (Wake up) incident up, at this moment, electricity-saving control device 21 is opened (Turn on) power supply unit 30 and is made power switch device 23 form path, and then, computer system is S0 state (S501) from DS5 recovering state (Resume).Then, PCH 103 works (Work) to S0 state (S502) from the DSW pattern.Then, the procedure code 107a of BIOS 107 checks (Check) first mark and executes S3 and recover flow process (Force S3 resume path) (S503).Moreover in step S503, procedure code 107a can further remove (Clear) first mark value.Then, computer system reads primary storage 106 is returned data and is deposited (Restore) (S504).Then, computer main frame panel 10 restores and wakes recovery (S505) up from the DS3W state.
Storage unit 109a, 109b can adopt these built-in CMOS/DSW storeies of computer main frame panel 10, or these internal registers of electricity-saving control device 21.
The utility model computer main frame panel increases the DS3W pattern newly, under the design of electricity-saving control device and power switch device, can be when the DS3W state, primary memory, electricity-saving control device, power switch device are only arranged and partly continue to keep beyond the power supply with DSW pattern relevant elements etc., and all other elements all can cut off the power supply, but the utility model computer main frame panel still has the ability of the recovery of waking up, and this is characterized as advantage of the present utility model and greatest feature.
The above person only is preferred embodiment of the present utility model, can not be in order to limit the enforceable scope of the utility model, and those skilled in the art obviously can do to change and modify, and all should be considered as not breaking away from flesh and blood of the present utility model.

Claims (18)

  1. One kind can be at the descend computer main frame panel of low power consumption of dormant state, the electric property of this computer main frame panel connection one power supply unit wherein, and this computer main frame panel comprises at least: a central processing unit socket of be used for pegging graft a central processing unit, a Memory Controller, a platform control module, a super I/O chip and a communication chip; And a plurality of primary memory sockets its be used for pegging graft by having the primary memory that automatic self-refreshing function stochastic and dynamic storer is formed, a plurality of primary memory sockets of one primary memory supply module and basic input and output, wherein this primary memory supply module can continue power supply to this primary memory in a deep-sleep powering mode, and in an activity dormancy powering mode, can be to continuing power supply in inner its portion of element relevant of this platform control module with this activity dormancy powering mode, and in this activity dormancy powering mode, this primary memory is cut off the power supply, it is characterized in that wherein this computer main frame panel comprises:
    One electricity-saving control device, electric property is connected in this platform control module, and be used for judging when this computer main frame panel is the state that is between this deep-sleep powering mode and this activity dormancy powering mode, making a power switch device form opens circuit, and be used for receiving a power switch signal that is produced by a power switch, and be used for after receiving this power switch signal, make this power switch device form path;
    This power switch device, be controlled by this electricity-saving control device, and the electric property of the input end of this power switch device is connected in this power supply unit, and the electric at least property of the output terminal of this power switch device is connected in the power supply input pin of this central processing unit, this Memory Controller, this platform control module, this super I/O chip, this communication chip;
    When this power switch device formation is opened circuit, make this its electric property of power supply input pin be connected in the output terminal of this power switch device by this, therefore form and open circuit with this power supply unit; When this power switch device forms path, make this its electric property of power supply input pin be connected in the output terminal of this power switch device, therefore form path with this power supply unit.
  2. 2. computer main frame panel as claimed in claim 1 is characterized in that, wherein when this computer main frame panel was in state between this deep-sleep powering mode and this activity dormancy powering mode, this primary memory supply module continued power supply to this primary memory.
  3. 3. computer main frame panel as claimed in claim 1 is characterized in that, wherein this power supply unit is an ATX power supply unit, or a power transformer, or can be replaced by a rechargeable battery.
  4. 4. computer main frame panel as claimed in claim 1 is characterized in that, wherein this platform control module can be replaced by a South Bridge chip.
  5. 5. computer main frame panel as claimed in claim 1, it is characterized in that, wherein this computer main frame panel is one to be used for the computer main frame panel of desktop PC, or a computer main frame panel that is used for mobile computer, or a computer main frame panel that is used for flat computer.
  6. 6. computer main frame panel as claimed in claim 1 is characterized in that, wherein this primary memory comprises more than one DDR2 storer or DDR3 storer at least.
  7. 7. computer main frame panel as claimed in claim 1 is characterized in that, wherein the power supply of this electricity-saving control device and this power switch device comes from this power supply unit.
  8. 8. computer main frame panel as claimed in claim 7 is characterized in that, wherein this electricity-saving control device is integrated in this super I/O chip, or a microcontroller or an Application Specific Integrated Circuit.
  9. 9. computer main frame panel as claimed in claim 1 is characterized in that, this electricity-saving control device wherein is further used for duplicating this power switch signal and exports this and duplicate the power switch signal to this super I/O chip.
  10. 10. computer main frame panel as claimed in claim 9, it is characterized in that, this electricity-saving control device wherein, utilize program code and control the voltage level of the output port of this electricity-saving control device, and copy this power switch signal, and export this and duplicate the power switch signal to this super I/O chip.
  11. 11. computer main frame panel as claimed in claim 1, it is characterized in that, further comprise: a replacement signal is kept the unit, is used for exporting a replacement signal to this primary memory when this computer main frame panel is in state between this deep-sleep powering mode and this activity dormancy powering mode.
  12. 12. computer main frame panel as claimed in claim 1 is characterized in that, wherein this central processing unit of this computer main frame panel, this Memory Controller, this platform control module are Intel TM(Intel TM) product of company.
  13. 13. computer main frame panel as claimed in claim 4 is characterized in that, wherein this South Bridge chip is Intel TM(Intel TM) product of company.
  14. 14. computer main frame panel as claimed in claim 1 is characterized in that, wherein this communication chip is a cable network chip, or a wireless network chip.
  15. 15. computer main frame panel as claimed in claim 1, it is characterized in that, this power switch device wherein, being connected in series in this power supply unit and a width modulation switches between the supply module, wherein this width modulation is switched supply module and is used for electric power with this power supply unit, converts the electric power that is supplied to this central processing unit, this Memory Controller, this platform control module, this super I/O chip, this communication chip to.
  16. 16. computer main frame panel as claimed in claim 1 is characterized in that, this primary memory supply module wherein is used for electric power with this power supply unit, converts the electric power that is supplied to this primary memory to.
  17. 17. computer main frame panel as claimed in claim 1 is characterized in that, further comprises: at least more than one storage unit is used for storing respectively a mark value.
  18. 18. computer main frame panel as claimed in claim 1 is characterized in that, wherein the layout of the power supply of the power supply of this Memory Controller and storer is to separate each other.
CN2010205096012U 2010-08-30 2010-08-30 Mainboard of computer capable of reducing power consumption during sleep Expired - Lifetime CN201867678U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN2010205096012U CN201867678U (en) 2010-08-30 2010-08-30 Mainboard of computer capable of reducing power consumption during sleep

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN2010205096012U CN201867678U (en) 2010-08-30 2010-08-30 Mainboard of computer capable of reducing power consumption during sleep

Publications (1)

Publication Number Publication Date
CN201867678U true CN201867678U (en) 2011-06-15

Family

ID=44138830

Family Applications (1)

Application Number Title Priority Date Filing Date
CN2010205096012U Expired - Lifetime CN201867678U (en) 2010-08-30 2010-08-30 Mainboard of computer capable of reducing power consumption during sleep

Country Status (1)

Country Link
CN (1) CN201867678U (en)

Cited By (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102360244A (en) * 2011-09-28 2012-02-22 深圳市卓怡恒通电脑科技有限公司 Standby method for lengthening standby time of computer
CN103186224A (en) * 2011-12-30 2013-07-03 鸿富锦精密工业(深圳)有限公司 Main board
US9348718B2 (en) 2013-09-06 2016-05-24 Nuvoton Technology Corporation Apparatus and method for computer debug
CN106527649A (en) * 2015-09-09 2017-03-22 冠捷投资有限公司 Labor division method of video scaler and plug-in sleep microcontroller unit for displayer
CN107430424A (en) * 2015-03-27 2017-12-01 英特尔公司 For the technology of improved mixing sleep power management
CN107436854A (en) * 2017-07-20 2017-12-05 青岛海信医疗设备股份有限公司 The method and terminal being powered based on CPCI power supplys to the mainboard of terminal
WO2018041093A1 (en) * 2016-08-31 2018-03-08 华为技术有限公司 Storage system and method for transmitting signal in storage system
US10849074B2 (en) 2017-12-13 2020-11-24 Dialog Semiconductor Korea Inc. Terminal and operating method thereof

Cited By (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102360244A (en) * 2011-09-28 2012-02-22 深圳市卓怡恒通电脑科技有限公司 Standby method for lengthening standby time of computer
CN103186224A (en) * 2011-12-30 2013-07-03 鸿富锦精密工业(深圳)有限公司 Main board
US9348718B2 (en) 2013-09-06 2016-05-24 Nuvoton Technology Corporation Apparatus and method for computer debug
CN107430424A (en) * 2015-03-27 2017-12-01 英特尔公司 For the technology of improved mixing sleep power management
CN107430424B (en) * 2015-03-27 2021-04-06 英特尔公司 Techniques for improved hybrid sleep power management
CN106527649A (en) * 2015-09-09 2017-03-22 冠捷投资有限公司 Labor division method of video scaler and plug-in sleep microcontroller unit for displayer
WO2018041093A1 (en) * 2016-08-31 2018-03-08 华为技术有限公司 Storage system and method for transmitting signal in storage system
US11460908B2 (en) 2016-08-31 2022-10-04 Huawei Technologies Co., Ltd. Storage system and method for transmitting signal in storage system
CN107436854A (en) * 2017-07-20 2017-12-05 青岛海信医疗设备股份有限公司 The method and terminal being powered based on CPCI power supplys to the mainboard of terminal
US10849074B2 (en) 2017-12-13 2020-11-24 Dialog Semiconductor Korea Inc. Terminal and operating method thereof

Similar Documents

Publication Publication Date Title
CN201867678U (en) Mainboard of computer capable of reducing power consumption during sleep
CN101859173B (en) Electronic device for reducing power consumption during sleep mode of computer motherboard and motherboard thereof
CN101470509B (en) Computer system control method, computer system and notebook computer
EP2267575B1 (en) Electronic device for reducing power consumption of computer motherboard and motherboard thereof
JP3168471U (en) Computer motherboard capable of reducing power consumption while suspended
CN101013340A (en) Method for reducing power consumption of wireless network interface card
CN1920749B (en) Electricity-saving electronic device and electricity-saving method thereof
CN102147652A (en) Shut-down energy-saving system and shut-down energy-saving method
TWI482012B (en) Computer and waking method thereof
CN102621912A (en) Automatic power-saving method of micro controller unit
CN100561405C (en) Method for managing power supply under the computer system electricity-saving state
CN102789301A (en) Power management method of computer
CN102768571A (en) Energy saving method of PCM-based (phase change memory based) data center
CN102495576B (en) Ultra-low power circuit control system and method thereof
CN103488270B (en) Electricity saving method and electronic installation thereof
CN203397130U (en) Circuit of on-off switching device applied to electronic equipment
CN101388565A (en) Low-power consumption standby circuit and standby control method
CN201054087Y (en) Power source system
CN207067727U (en) Wireless awakening SCM system
CN202334007U (en) Ultralow power consumption intelligent monitoring device for power transmission line
CN114827770B (en) Wireless sensor low-power consumption processing method based on co-processing chip
CN111159962A (en) Low-power-consumption design method and system of embedded NVM chip
WO2024109333A1 (en) Communication method for wifi module, and wifi module and terminal device
CN220964973U (en) Intelligent standby television
CN208924232U (en) A kind of super low-power consumption gprs- serial ports transparent transmission conversion module

Legal Events

Date Code Title Description
C14 Grant of patent or utility model
GR01 Patent grant
CX01 Expiry of patent term

Granted publication date: 20110615

CX01 Expiry of patent term