CN1684456B - Synchronous detector and method therefor - Google Patents
Synchronous detector and method therefor Download PDFInfo
- Publication number
- CN1684456B CN1684456B CN2005100516976A CN200510051697A CN1684456B CN 1684456 B CN1684456 B CN 1684456B CN 2005100516976 A CN2005100516976 A CN 2005100516976A CN 200510051697 A CN200510051697 A CN 200510051697A CN 1684456 B CN1684456 B CN 1684456B
- Authority
- CN
- China
- Prior art keywords
- peak
- threshold value
- detection
- during
- signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
- 238000000034 method Methods 0.000 title claims abstract description 24
- 230000001360 synchronised effect Effects 0.000 title claims description 55
- 238000001514 detection method Methods 0.000 claims abstract description 96
- 230000006870 function Effects 0.000 description 25
- 238000012360 testing method Methods 0.000 description 23
- 238000012937 correction Methods 0.000 description 8
- 230000009897 systematic effect Effects 0.000 description 5
- 238000004088 simulation Methods 0.000 description 4
- 238000010586 diagram Methods 0.000 description 3
- 238000005259 measurement Methods 0.000 description 2
- 230000003321 amplification Effects 0.000 description 1
- 238000013459 approach Methods 0.000 description 1
- 230000005540 biological transmission Effects 0.000 description 1
- 238000004891 communication Methods 0.000 description 1
- 230000000052 comparative effect Effects 0.000 description 1
- 230000006866 deterioration Effects 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 230000008030 elimination Effects 0.000 description 1
- 238000003379 elimination reaction Methods 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 238000007689 inspection Methods 0.000 description 1
- 238000003199 nucleic acid amplification method Methods 0.000 description 1
- 238000012545 processing Methods 0.000 description 1
- 230000003252 repetitive effect Effects 0.000 description 1
- 230000000630 rising effect Effects 0.000 description 1
- 230000011218 segmentation Effects 0.000 description 1
- 238000012546 transfer Methods 0.000 description 1
- 238000013519 translation Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L27/00—Modulated-carrier systems
- H04L27/26—Systems using multi-frequency codes
- H04L27/2601—Multicarrier modulation systems
- H04L27/2647—Arrangements specific to the receiver only
- H04L27/2655—Synchronisation arrangements
- H04L27/2662—Symbol synchronisation
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L27/00—Modulated-carrier systems
- H04L27/26—Systems using multi-frequency codes
- H04L27/2601—Multicarrier modulation systems
- H04L27/2647—Arrangements specific to the receiver only
- H04L27/2655—Synchronisation arrangements
- H04L27/2668—Details of algorithms
- H04L27/2673—Details of algorithms characterised by synchronisation parameters
- H04L27/2675—Pilot or known symbols
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
Abstract
The invention provides a synchronization detecting device and synchronization detecting method capable of reducing erroneous detection of symbol timing synchronization caused by detection leakage of correlative peak, for improved detection precision. A symbol timing synchronization detecting circuit 14 calculates the correlation value 40 of a radio packet signal 26 that is received by a correlation calculation circuit 30. A peak detecting circuit 32 compares the correlation value 40 with a threshold value that is used, and a detection signal 44 is transmitted to a symbol synchronization process circuit 34 according to the correlation value equal to or higher than the threshold value. The threshold value of the peak detecting circuit 32 is so set that a threshold value used in a prescribed predicted period and the period other than that are different on and after first peak detection. A first peak is detected with the threshold value of strict condition in the period other than the prescribed predicted one, and the next peak detection timing is predicted according to the detection. The synchronization detection position is judged based on the fact that no correlative peak is present at the predicted timing, for outputting synchronization detection signal.
Description
Technical field
The present invention relates to sync detection device and synchronization detecting method, sync detection device of the present invention is to be particularly related to the sync detection device of ganging up the symbol sequential sync detection circuit of installing in the demodulating equipment of letter at WLAN (local area network (LAN)) isopulse that adopts orthogonal frequency-division (OFDM) modulation system.In addition, synchronization detecting method of the present invention relates to the synchronization detecting method of the synchronous detection method of the symbol sequential that for example uses in the demodulation of OFDM demodulating equipment.
Background technology
Communication terminal in the WLAN carries out the transmission and the reception of signal with the packets of information pattern that signal segmentation is become packets of information transmit.The beginning part in packets of information during with the packets of information pattern is provided with boot.Boot is used for Frequency Synchronization and symbol sequential is synchronous.
Now the packets of information pattern further is illustrated.The packets of information of the OFDM that stipulates among the IEEE of the international standard in the WLAN (Institute of Electrical and Electronics Engineers) 802.11a comprises boot signal, signal and data.Wherein, be provided with short boot that comprises short symbol and the long boot that comprises long symbol in the boot.Comprise 10 short symbols that are used to form specific waveforms in short boot, the effect of short boot is to establish the synchronous and carrier frequency synchronization of Frequency Synchronization, symbol sequential among the OFDM etc.Here, so-called Frequency Synchronization means that the frequency error of the oscillator that transmitter-receiver is possessed proofreaies and correct.In addition, symbol sequential is to be undertaken synchronously by detecting the OFDM symbol sequential synchronously.This is used for the demodulation process of OFDM burst signal synchronously.
Behind this weak point symbol, disposed long symbol.Long symbol is used for inferring of the propagation path of inferring as channel, and propagation path is inferred and is used for each subcarrier is inferred at distortion has taken place propagation path phase place and amplitude.
There is a kind of boot to establish the synchronous method of symbol sequential according to this form.This method is to utilize received signal and known special pattern to carry out the multiple correlation computing, and the correlation that obtains and the threshold value of regulation are compared, and relatively detects relevant peaks by this.The detection of this relevant peaks is equivalent to 10 short symbols that comprise in short boot are detected respectively.Symbol sequential is to detect the boundary position of short boot and long boot as synchronization timing synchronously, obtains synchronous detection signal.During with this method,, after detecting the process stipulated time, this relevant peaks judges again whether this method detects relevant peaks for obtaining synchronous detection signal.When not detecting relevant peaks, judge that the packets of information that receives moves to long boot, determine boundary position, output symbol sequential synchronizing signal thus.Symbol sequential is established with such operation synchronously.The stipulated time here is for example corresponding to time of a short boot.
But, because the judgement of this method is that to establish symbol sequential synchronous according to fail to detect relevant peaks in the timing of expectation, so be desirably in the last figure in the repetitive pattern that short boot had before this, promptly the 10th short symbol place correctly detects relevant peaks.As can not correctly detecting this relevant peaks, it is synchronous just can not to establish symbol sequential with correct sequential.The fact that the comparison of the correlation that is gone out by the detection computations by above-mentioned relevant peaks and the threshold value of regulation is tried to achieve can know that also in the method, the setting of the threshold value of regulation is important to the correct detection of relevant peaks.
Consider this importance, can think that relevant peaks easily is detected if the field value set of regulation must be hanged down.But it is reported that in the time so the field value set of regulation must being hanged down, it is synchronous to can not get high-precision symbol sequential.This is set in the noise that is subject to propagation path in the synchronous detecting and the influence of multipath.Particularly the latter's multipath transmits, because the delay ripple that arrives is multiple overlapping, thereby the signal waveform distortion, detection difficult.As these results, this setting has improved the probability that detects relevant peaks in incorrect timing, has reduced the synchronous precision of symbol sequential.
The OFDM demodulating equipment of patent documentation 1, by detect short symbol, along with this detection narrows detection window by stages, detects the timing of the threshold value be no more than regulation, improve the timing detection precision.
In addition, the ofdm demodulator of patent documentation 2 possesses level judging circuit 39,40 and 41 especially in sequential decision circuitry 3, judge when each input signal surpasses threshold value whether have the boot signal before cycle 1T He before the 2T with level judging circuit 39 and 40, whether level judging circuit 41 detects current comparing with the value before the 1T from the shown value of correlator output signal and reduces with the ratio more than the constant ratio.The judgement that condition judgment circuit 43 is judged to be in each level judging circuit 39,40 and 41 all is the concluding time position that true time detects boot, thereby the synchronous detection of symbol sequential of high accuracy is provided.
Improve regularly accuracy of detection though these documents disclose by means of the time conditions in weigh detecting, anyly do not express or hint doing based on the judgement of signal level.
[patent documentation 1] spy opens the 2000-349736 communique
[patent documentation 2] spy opens the 2001-136149 communique
[non-patent literature 1] Songjiang wisdom, keep the just rich prison in storehouse and repair, " 802.11 high-speed wireless LAN textbook ", IDG Japan society, on March 28th, 2003 published, pp.180～183
Summary of the invention
The objective of the invention is to: the shortcoming that can eliminate these prior aries is provided, and minimizing is omitted the synchronous error detection of symbol sequential that causes because of the detection of relevant peaks, thereby improves the sync detection device and the synchronization detecting method of accuracy of detection.
For solving above-mentioned problem, sync detection device of the present invention is characterised in that, comprises: the arithmetic unit of trying to achieve the correlation of using the figure signal of being supplied with plural number complex baseband signal that shows and beginning place that is positioned at this complex baseband signal, that store in advance; An employed threshold value among this correlation and a plurality of threshold value is compared,, detect the peak checkout gear at the peak of correlation according to the detection of the correlation correlation bigger than an above-mentioned employed threshold value; And the timing that detects the peak arrival of the next correlation of prediction according to the peak of this correlation, supervision detects at the peak of the timing of this prediction, detect the synchronization timing that depends on figure signal thus, the synchronous judging unit of output synchronous detection signal, this synchronous judging unit detect from initial relevant peaks to passed through the stipulated time the 1st during with in addition the 2nd during each during an above-mentioned employed threshold setting is become different values, during the above-mentioned the 2nd threshold value is decided to be its condition than the 1st during the threshold value of strictness.
Sync detection device of the present invention calculates the correlation to the wireless messages bag signal that receives with arithmetic unit, with the peak checkout gear this correlation that calculates and employed threshold value are compared, according to of the detection of this correlation more than threshold value, detection signal is delivered to synchronous judging unit as relevant peaks.Synchronous judging unit so that during the 1st with the 2nd during an employed different mode of threshold value set the threshold value of peak checkout gear, the peak that obtains according to the condition corresponding to strictness in during the 2nd detects, predict that next peak detects regularly, will until the timing of this prediction the 1st during in the threshold value and the correlation that set compare, like this, relevant peaks to be detected is easy to detect on one side, can eliminate the peak omits, on one side again can be by means of in prediction regularly, not existing relevant peaks to judge sync position detection, export synchronous detection signal, can eliminate the error detection at peak in view of the above.
In addition, for solving above-mentioned problem, synchronization detecting method of the present invention is characterised in that, comprises: the 1st operation of obtaining the correlation of using the figure signal of being supplied with plural number complex baseband signal that shows and beginning place that is positioned at this complex baseband signal, that store in advance; Set the 2nd operation of the 1st threshold value; Correlation and the 1st threshold value are compared, detect the 3rd operation at the initial peak in the resulting correlation; The 4th operation of the timing that the prediction official hour periodically arrives as the peak of the next correlation that detects along with initial peak through the position; Detect the 5th operation of setting the 2nd threshold value according to initial peak; Detect the Measuring Time process according to the peak, whether continuing to judge synchronous detecting according to the measurement of this effluxion through behind the official hour, the judgement of continuation that utilizes this measurement is as synchronous detecting, the 6th operation of output synchronous detection signal; And through behind the official hour, continue the setting of the 2nd threshold value according to the detection at peak, during in addition, set the 7th operation of the 1st threshold value for.
In synchronization detecting method of the present invention, by means of the correlation of asking complex baseband signal, and compare detecting initial peak with the 1st threshold value, the timing according to this detection prediction will arrive utilizes the 2nd threshold value to carry out synchronous detecting, when measure continuing as synchronous detecting, the output synchronous detection signal is set the 1st threshold value for during in addition, make that relevant peaks is easy to detect after detecting initial peak, the elimination peak is omitted, and can eliminate the error detection at peak in view of the above.
Description of drawings
Fig. 1 is the block diagram of schematic configuration that the symbol sequential sync detection circuit of the OFDM demodulating equipment among the embodiment that has used sync detection device of the present invention is shown.
Fig. 2 is the block diagram of schematic configuration that the OFDM demodulating equipment of the symbol sequential sync detection circuit that Fig. 1 has been installed is shown.
Fig. 3 is the sequential chart of explanation based on the symbol sequential synchronous detecting of the detection of the relevant peaks in the symbol sequential sync detection circuit of Fig. 2.
Embodiment
Below an embodiment of the sync detection device that present invention will be described in detail with reference to the accompanying.
Present embodiment is the situation that sync detection device of the present invention is applied to OFDM demodulating equipment 10.Omit its diagram and explanation for the part of not having a direct relation with the present invention.In the following description, signal is indicated with the cross reference number of its connecting line that shows.
As shown in Figure 2, OFDM demodulating equipment 10 comprises correction of frequency errors circuit 12, symbol sequential testing circuit 14, protects and eliminate circuit 16, fast Fourier transform (FFT) circuit 18, demodulator circuit 20 and decoding part 22 at interval.
Though following situation is not shown in Fig. 2, OFDM demodulating equipment 10 receives wireless messages bag signal through antenna as described in the non-patent literature 1, the packets of information signal that receives is carried out low noise amplify.The packets of information signal that is subjected to the reception of low noise amplification has only predetermined band to pass through by means of the processing of the 1st band pass filter (BPF).Being subjected to the packets of information signal of the reception that BPF handles and the oscillator signal of OFDM demodulating equipment 10 handled wireless frequencies multiplies each other.The packets of information signal of the reception of having passed through this multiplication process is carried out the 2nd BPF again handle, bandwidth is restricted.The packets of information signal that has so carried out the reception of bandwidth constraints is that orthogonal detection is carried out on the basis being subjected to automatic gain control back with the local signal that roughly approaches carrier wave, is converted to the baseband signal with the plural number performance of simulation.The simulation complex baseband signal is changed through A/D, becomes digital complex baseband signal.The numeral complex baseband signal is supplied with correction of frequency errors circuit 12 as input signal 24.
Correction of frequency errors circuit 12 has the function of correction to the error of the carrier frequency of this device 10, by automatic frequency control the difference of the wireless frequency of transmitter side and receiver side is proofreaied and correct.Correction of frequency errors circuit 12 is established the synchronous of carrier frequency by means of its function.Correction of frequency errors circuit 12 utilizes the error of 28 pairs of frequencies of detected synchronizing signal to finely tune.The packets of information signal 26 of the reception after correction of frequency errors circuit 12 will be proofreaied and correct exports symbol sequential testing circuit 14 to and circuit 16 is eliminated in protection at interval.
Symbol sequential sync detection circuit 14 has the function that the figure signal according to packets of information signal 26 that receives and the symbol stored in advance detects synchronously to the sequential in the demodulation process.Detected symbol sequential synchronizing signal 28 is supplied with correction of frequency errors circuit 12 to symbol sequential sync detection circuit 14 and circuit 16 is eliminated in protection at interval.
Further describe below, symbol sequential sync detection circuit 14 comprises related operation circuit 30, peak testing circuit 32 and sign synchronization treatment circuit 34 as shown in Figure 1.Sign synchronization treatment circuit 34 possesses counter 36 and sequential generative circuit 38.Related operation circuit 30 has the packets of information signal 26 that receives and the symbol of storage in advance, i.e. the correlation of the figure signal of the short boot function of carrying out computing.This function can utilize mutual relationship type matched filter (matched filter) to realize.Matched filter multiplies each other ofdm signal and each tap coefficient that receives to each sample, and with the multiplied result addition.Related operation circuit 30 is to the resulting correlation 40 of peak testing circuit 32 outputs.
In addition, the setting of the threshold value in the peak testing circuit 32 is not limited to above-mentioned setting, also can a register be set to peak testing circuit 32, make sign synchronization treatment circuit 34 have a plurality of threshold values, replace threshold value and select signal 42 to supply with signal, supply with threshold value S according to the detection number of times of relevant peaks as threshold value
A, S
BIn some.
In addition, with threshold value S
A, S
BBe set at the optimum value that obtains by means of simulation.At when simulation setting threshold S under various condition of acceptances
A, S
B, from the combination of these set points, obtain and to derive the synchronous value of optimal symbol sequential.The OFDM demodulating equipment is provided with determined optimum value like this.
Sign synchronization treatment circuit 34 has according to the synchronous function of being supplied with of peak detection signal 44 detected symbol sequential.Counter 36 has the function that amounts to after the input according to the peak detection signal of being supplied with 44 resets.Counter 36 for example amounts to when the rising of not shown input clock, to sequential generative circuit 38 output count values 46.
Sequential generative circuit 38 has to be judged regularly testing conditions, generate the signal systematic function of synchronizing signal 28 and selects threshold value to select the function of signal 42.The state that the signal systematic function is not reset by counter 36, promptly the state of count value 46 more than the count value suitable with the timing of being predicted judges that relevant peaks is not detected.In addition, judge also and can carry out comparing with the count value of being supplied with 46 with the suitable count value of the timing of being predicted.The signal systematic function is judged according to this, judges from short boot and switches the growth boot, output synchronizing signal 28.Selection function is counted for the detection signal 44 of the relevant peaks of being supplied with, and the threshold value of selecting to export according to this count value is selected signal 42.That is, supplying with threshold value to peak testing circuit 32 selects signal 42 to make it utilize count value 0 and count value 1～10 to select threshold value S respectively
A, S
B
Return Fig. 2, protection is eliminated circuit 16 at interval and is had the function of removing the protection interval (GI) that is comprised in the packets of information signal 26 of reception according to the symbol sequential synchronizing signal of being supplied with 28.Protection is eliminated at interval circuit 16 and will have been removed the packets of information signal 48 of the reception of GI and export fft circuit 18 to.
The information translation that fft circuit 18 has time zone is the function of the information of frequency field.Fft circuit 18 generates multicarrier (multi-carry) 50 by means of this function in the lump by the packets of information signal 46 of the reception of being supplied with, and exports it to demodulator circuit 20.
Decoding part 22 has according to the phase place of the signal that receives and amplitude and utilizes median that each of I channel, Q channel is judged signal component, with the arrangement reduction of the data that receive, the function of for example utilizing the Vitavi algorithm that the error correcting sign indicating number is deciphered.Signal after the decoding is given high-order layer as receiving data 54.
The following describes the work of the symbol sequential sync detection circuit 14 in the OFDM demodulating equipment 10.To the packets of information signal 26 of multiple computing circuit 30 supplies as the reception of complex baseband signal.Shown in Fig. 3 (a), in the packets of information signal 26 that receives, boot has short boot 60 and long boot 62, and data field 64 is connected on thereafter.Though short boot 60 comprises 10 short symbol S1～S10, has illustrated last 3 in Fig. 3 (a): S8, S9 and S10.The packets of information signal 26 that receives was provided with GI in the beginning of long boot 62 originally, but had omitted GI in figure (a), only showed 2 long symbol L1 and L2.In addition, GI, SIGNAL district and the GI of 64 beginning have also been omitted in the data field.The SIGNAL district is the zone that the transfer rate of data field and data volume etc. are shown.
Here, when supposition propagation path in good condition, the repetition period of the symbol in peak testing circuit 32 and the short boot detects relevant peaks accordingly.Because the length of symbol by format specification, is periodically supplied with, so in case this means that detecting after the relevant peaks is the timing that measurable next relevant peaks is detected.Sequential generative circuit 38 utilizes this point and the output condition that generates timing to make comparisons output symbol sequential synchronizing signal 28.The phenomenon that relevant peaks detects the sequential generative circuit 38 of present embodiment according to accepting, the count value of counter 36 is not 0, count value still continues to increase is judged at previous relevant peaks place and is switched growth boot 62, output symbol sequential synchronizing signal 28 from short boot 60.
In addition, sequential generative circuit 38 possesses not shown peak counter.The peak counter is to counting from the detection signal of being supplied with 44 of peak testing circuit 32, resets according to the output of symbol sequential synchronizing signal 28.Sequential generative circuit 38 has not shown signal systematic function portion, generates threshold value according to the value of being counted and selects signal 42.In more detail, signal systematic function portion generates threshold value and selects signal 42, and the feasible relevant peaks that do not detect when reception begins is ended to detecting initial relevant peaks, and promptly the peak counting is 0 o'clock selection threshold value S
A, with peak counting be 1～10 the timing of being predicted and again prediction regularly suitable during selection threshold value S
B, and select threshold value S in the timing of carrying out peak counting in addition
AThis is equivalent to: check the detection of relevant peaks under than initial stricter condition, in case detect, that just believes the front utilizes threshold value S
AInspection, in estimation range with low threshold value S
BDetect relevant peaks, focus on the easness aspect of detection.
The situation of Fig. 3 (b) is that peak testing circuit 32 is selected signal 42 acceptance threshold S according to threshold value
ASelection, detect initial relevant peaks at moment T1.Moment T2～T4 until after this selects signal 42 acceptance threshold S from threshold value
BSelection.In view of the above, owing to detected relevant peaks at the later moment T3 of moment T2, at this moment sequential generative circuit 38 judges that T2 is not a switching timing constantly.Because during moment T4, not detecting relevant peaks later on, so count value presents the increase state from moment T3.In view of the above, sequential generative circuit 38 judges that T3 is a synchronization timing constantly, output symbol sequential synchronizing signal 28.
By this work as can be known, in case after receiving received wireless messages bag signal 26, it is synchronous that symbol sequential sync detection circuit 14 can detect symbol sequential reliably.Because after this synchronous detecting, symbol sequential sync detection circuit 14 carries out synchronously with detected symbol sequential, so as long as provide synchronous sequence to each one.
In contrast, in Fig. 3 (c), take only to use threshold value S with identical so far mode
AJudge switching timing.At this moment, owing to detect relevant peaks, know that T1 is not a synchronization timing constantly at moment T2.But, during than other symbols low, can not detect relevant peaks to the correlation of the 10th symbol of short boot 62 at moment T3 because of the state of propagation path.This expression has the peak to detect omission.Therefore, it is synchronization timing that sequential generative circuit 38 is judged to be moment T2 mistakenly, has carried out wrong synchronous detecting.
Here, if use present embodiment, then because the correlation of moment T3 is higher than threshold value S
BSo, can correctly detect relevant peaks.Like this, even some deterioration of the state of propagation path, correlation reduces, and symbol sequential testing circuit 14 also can utilize peak testing circuit 32 to detect relevant peaks with high accuracy, and it is synchronous correctly to establish symbol sequential.
By means of work like this, reduced by the detection of relevant peaks and omitted the synchronous error detection of symbol sequential that causes, consequently can improve the precision of symbol sequential synchronous detecting.
Method constitutes by means of using as above, the correlation 40 that the symbol sequential sync detection circuit 14 usefulness related operation circuit 30 of 0FDM demodulating equipment 10 calculate the wireless messages bag signal 26 that receives, compare with 32 pairs of these correlations that calculate of peak testing circuit 40 and employed threshold value, according to of the detection of this correlation more than threshold value, detection signal 44 is delivered to sign synchronization treatment circuit 34 as relevant peaks.Sign synchronization treatment circuit 34 is set the threshold value of peak testing circuit 32, make initial peak detect the predictive period of later regulation with in addition during an employed threshold value different, beyond the predictive period of regulation, will be under the condition of strictness preset threshold and correlation compare, detect initial peak, according to this detection, predict that next peak detects regularly, in specified time limit until the timing of this prediction, make the setting difference of threshold value, like this, on one side relevant peaks to be detected be easy to detect, can eliminate the peak and omit, can utilize again in prediction does not on one side regularly exist relevant peaks to judge sync position detection, export synchronous detection signal, eliminate the error detection at peak, improve the precision of symbol sequential synchronous detecting in view of the above.
By means of sign synchronization treatment circuit 34 will be the value of the threshold value of the predictive period that employed threshold setting becomes to be higher than regulation in the detection at initial peak beyond the predictive period of regulation, can detect with initial peak and detect as the peak under the condition of the strictness that requires high correlation, thereby eliminate the predictive period in regulation, the peak during the symbol in the promptly short boot 60 detects to be omitted.
In addition, sign synchronization treatment circuit 34 comprises counter 36 and sequential generative circuit 38, counter 36 makes count resets according to the detection of relevant peaks, and after resetting, this amounts to, whether sequential generative circuit 38 increases in the timing of being predicted according to the count value from counter 36 is judged sync position detection, the output synchronous detection signal, judge according to the number of times of the relevant peaks of being supplied with beyond the predictive period of the predictive period of regulation and regulation during in some, set and this judged result corresponding threshold.In view of the above, can create the condition that easily detects relevant peaks, and the phenomenon that can continue to increase from the count value in the position of being predicted is judged to be and means the situation of failing to detect relevant peaks, exports as sync position detection with previous peak position, thereby reliable synchronous detecting is provided.
Can a plurality of threshold values be set to some in peak testing circuit 32 and the sign synchronization treatment circuit 34, sign synchronization treatment circuit 34 is selected signals and is supplied with a certain in the signal to 32 outputs of peak testing circuit respectively according to the configuration of threshold value.
According to synchronization detecting method of the present invention, by means of the correlation of obtaining complex baseband signal, with threshold value S
ACompare, detect initial peak, detect prediction according to this and arrive regularly, use threshold value S
BCarry out synchronous detecting, as synchronous detecting, the output synchronous detection signal is set threshold value S for during in addition with the continuation of measuring
A, make that relevant peaks is easy to detect after detecting initial peak, eliminate the peak and omit, can eliminate the error detection at peak in view of the above.With threshold value S
ASet than threshold value S
BBe greatly desirable.
Claims (4)
1. sync detection device, the beginning portion that is used for synchronous detecting wireless messages bag comprises the short boot of short symbol and comprises the border of the long boot of long symbol, it is characterized in that:
Comprise:
Arithmetic unit, try to achieve the complex baseband signal of using the plural number performance of being supplied with and be positioned at this complex baseband signal beginning place, the correlation of the figure signal of the short boot of storage in advance;
The peak checkout gear compares an employed threshold value among this correlation and a plurality of threshold value, according to the detection of the above-mentioned correlation correlation bigger than an above-mentioned employed threshold value, detects the peak of correlation; And
Synchronous judging unit comprises counter and sequential generative circuit, predicts the timing that the peak of next correlation arrives according to the peak detection of this correlation, monitors the above-mentioned peak detection in the timing of this prediction, wherein,
Described counter makes count resets according to the detection of described relevant peaks, and amounts to after this resets, enter during the 1st from initial peak,
Wherein, during the described the 1st for detect from initial relevant peaks to passed through the stipulated time during, be during the 2nd during in addition,
Described sequential generative circuit during the 1st in the timing of prediction when not detecting the arrival at peak, make count value continue to increase by described counter, judge from short boot and export synchronous detection signal to long entering of boot,
This synchronous judging unit will be than the big value of employed threshold value during the 1st at employed threshold setting during the 2nd.
2. sync detection device as claimed in claim 1 is characterized in that:
Described sequential generative circuit continues to increase in the above-mentioned timing of predicting according to the count value from this counter judges sync position detection, export above-mentioned synchronous detection signal, according to the number of times of the above-mentioned relevant peaks of being supplied with judge be during the 1st or the 2nd during, and setting and above-mentioned during corresponding threshold.
3. sync detection device as claimed in claim 1 or 2 is characterized in that:
Some in above-mentioned peak checkout gear and the above-mentioned synchronous judging unit is provided with above-mentioned a plurality of threshold value, and this synchronous judging unit selects signal and threshold value to supply with a certain in the signal to above-mentioned peak checkout gear output threshold value respectively according to the configuration of above-mentioned threshold value.
4. synchronization detecting method, the beginning portion that is used for synchronous detecting wireless messages bag comprises the short boot of short symbol and comprises the border of the long boot of long symbol, it is characterized in that:
Comprise following steps:
Obtain the correlation of the figure signal of using the short boot of being supplied with plural number complex baseband signal that shows and beginning place that is positioned at this complex baseband signal, that store in advance;
Set the 1st threshold value;
Above-mentioned correlation and the 1st threshold value are compared, detect the initial peak in the above-mentioned resulting correlation;
The timing that the prediction official hour periodically arrives as the peak of the next correlation that detects along with initial peak through the position;
Detect setting the 2nd threshold value according to initial peak;
Enter during the 1st from initial peak, in the synchronous judging unit of sync detection device the sequential generative circuit during the 1st in the timing of prediction when not detecting the arrival at peak, make count value continue to increase by the counter in the described synchronous judging unit, judgement is exported synchronous detection signal from short boot to long entering of boot, wherein, during the 1st for detect from initial relevant peaks to passed through the stipulated time during, in addition be during the 2nd during, during the 1st, use the 2nd threshold value, during the 2nd, use the 1st threshold value, and it is big to be set at the 1st threshold ratio the 2nd threshold value.
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP117463/04 | 2004-04-13 | ||
| JP2004117463A JP2005303691A (en) | 2004-04-13 | 2004-04-13 | Device and method for detecting synchronization |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN1684456A CN1684456A (en) | 2005-10-19 |
| CN1684456B true CN1684456B (en) | 2010-11-03 |
Family
ID=35060522
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN2005100516976A Expired - Fee Related CN1684456B (en) | 2004-04-13 | 2005-02-25 | Synchronous detector and method therefor |
Country Status (3)
| Country | Link |
|---|---|
| US (1) | US7436906B2 (en) |
| JP (1) | JP2005303691A (en) |
| CN (1) | CN1684456B (en) |
Families Citing this family (28)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR100800891B1 (en) * | 2005-06-29 | 2008-02-04 | 삼성전자주식회사 | Apparatus and method for detecting user in a communication system |
| US20070004352A1 (en) * | 2005-06-30 | 2007-01-04 | Shai Waxman | Device, system and method of wireless signal detection |
| EP1802010A2 (en) * | 2005-12-08 | 2007-06-27 | Electronics and Telecommunications Research Institute | TII decoder and method for detecting TII |
| CN101433003B (en) * | 2006-04-26 | 2012-03-21 | 松下电器产业株式会社 | Signal detection device and signal detection method |
| US8121229B2 (en) * | 2006-07-24 | 2012-02-21 | Industrial Technology Research Institute | Guard section length detection method and system |
| US7876863B2 (en) * | 2006-08-10 | 2011-01-25 | Cisco Technology, Inc. | Method and system for improving timing position estimation in wireless communications networks |
| KR100770426B1 (en) * | 2006-10-27 | 2007-10-26 | 삼성전기주식회사 | Device to synchronize packet of wireless communication and method thereof |
| JP4867768B2 (en) * | 2007-04-06 | 2012-02-01 | パナソニック電工株式会社 | Synchronization establishment method, orthogonal frequency division multiplex modulation method, and communication apparatus |
| US8144819B2 (en) * | 2007-04-30 | 2012-03-27 | Telefonaktiebolaget L M Ericsson (Publ) | Synchronization for chirp sequences |
| JP5237665B2 (en) * | 2008-03-26 | 2013-07-17 | パナソニック株式会社 | Synchronization establishment method, orthogonal frequency division multiplex modulation method, communication apparatus |
| US8385390B2 (en) * | 2008-05-15 | 2013-02-26 | Marvell World Trade Ltd. | PHY preamble format for wireless communication system |
| JP5056583B2 (en) * | 2008-05-23 | 2012-10-24 | 富士通株式会社 | Signal detection device, signal reception device, and signal detection method |
| CN101854316A (en) * | 2009-03-30 | 2010-10-06 | 华为技术有限公司 | Method for electrical equalization and electrical depolarization, receiving end device and communication system |
| US20110060955A1 (en) * | 2009-09-04 | 2011-03-10 | Jakob Ludvigsen | Method and apparatus for providing frequency error estimation |
| CN101925172B (en) * | 2010-07-20 | 2016-05-18 | 北京新岸线移动通信技术有限公司 | A kind of method for synchronizing time and device |
| CN101938347B (en) * | 2010-08-23 | 2013-01-16 | 华亚微电子（上海）有限公司 | Timing error extraction device and method |
| US9014305B2 (en) | 2011-06-23 | 2015-04-21 | Texas Instruments Incorporated | Bi-phase communication demodulation techniques |
| CN102223345B (en) * | 2011-07-27 | 2013-09-25 | 四川虹微技术有限公司 | Time slot synchronization method and symbol synchronization method |
| JP5752575B2 (en) * | 2011-11-29 | 2015-07-22 | 株式会社東芝 | Clock frequency error detection device |
| CN103152071B (en) * | 2011-12-06 | 2014-12-10 | 福建联拓科技有限公司 | Method and equipment for searching synchronization sequence |
| CN102761349B (en) * | 2012-07-10 | 2014-09-10 | 四川九洲空管科技有限责任公司 | Method and system for judging effective relevant peak pulse sequence |
| TWI449313B (en) * | 2012-10-25 | 2014-08-11 | Richtek Technology Corp | Signal peak detector and method and control ic and control method for a pfc converter |
| GB2560041B (en) * | 2017-02-28 | 2020-03-18 | Imagination Tech Ltd | OFDM signal parameter estimation |
| CN111699662B (en) | 2018-02-13 | 2021-10-19 | Abb电网瑞士股份公司 | Method for packet detection, packet receiver, and computer-readable storage medium |
| CN109286381B (en) * | 2018-09-12 | 2022-03-08 | 西安微电子技术研究所 | Automatic gain control circuit based on thermometer coding and control method |
| CN109818644B (en) * | 2019-02-02 | 2020-08-11 | 深圳市华智芯联科技有限公司 | Signal synchronization method and device, computer equipment and storage medium |
| CN112511242A (en) * | 2020-11-13 | 2021-03-16 | 广西电网有限责任公司南宁供电局 | Carrier detection method and system based on passive isolation |
| CN117279087B (en) * | 2023-11-21 | 2024-02-23 | 杰创智能科技股份有限公司 | Synchronous position determining method, synchronous position determining device, electronic equipment and storage medium |
Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1147171A (en) * | 1995-08-30 | 1997-04-09 | 三星电子株式会社 | Data segement sync detection circuit and method thereof |
Family Cites Families (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| EP1041790B1 (en) * | 1999-03-30 | 2004-11-24 | Nec Corporation | Symbol timing recovery for OFDM demodulator |
| AU740804B2 (en) * | 1999-07-19 | 2001-11-15 | Nippon Telegraph & Telephone Corporation | OFDM packet communication receiver system |
| US6754170B1 (en) * | 2000-09-29 | 2004-06-22 | Symbol Technologies, Inc. | Timing synchronization in OFDM communications receivers |
| JP3636145B2 (en) * | 2001-06-15 | 2005-04-06 | ソニー株式会社 | Demodulation timing generation circuit and demodulation device |
| JP3880358B2 (en) * | 2001-10-04 | 2007-02-14 | シャープ株式会社 | OFDM demodulating circuit and OFDM receiving apparatus using the same |
| US7039000B2 (en) * | 2001-11-16 | 2006-05-02 | Mitsubishi Electric Research Laboratories, Inc. | Timing synchronization for OFDM-based wireless networks |
| ATE492106T1 (en) * | 2002-07-16 | 2011-01-15 | Ihp Gmbh | METHOD AND DEVICE FOR FRAME DETECTION AND SYNCHRONIZATION |
| EP1609283A1 (en) * | 2003-03-28 | 2005-12-28 | Intel Corporation | Method and apparatus for ofdm symbol timing synchronization |
-
2004
- 2004-04-13 JP JP2004117463A patent/JP2005303691A/en active Pending
-
2005
- 2005-02-25 CN CN2005100516976A patent/CN1684456B/en not_active Expired - Fee Related
- 2005-03-31 US US11/094,159 patent/US7436906B2/en not_active Expired - Fee Related
Patent Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1147171A (en) * | 1995-08-30 | 1997-04-09 | 三星电子株式会社 | Data segement sync detection circuit and method thereof |
Also Published As
| Publication number | Publication date |
|---|---|
| CN1684456A (en) | 2005-10-19 |
| US20050226350A1 (en) | 2005-10-13 |
| JP2005303691A (en) | 2005-10-27 |
| US7436906B2 (en) | 2008-10-14 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN1684456B (en) | Synchronous detector and method therefor | |
| US8531981B2 (en) | Arrangement for determining a characteristic form of an input signal | |
| US9853787B2 (en) | Carrier frequency offset estimation for wireless communication | |
| US20180212749A1 (en) | System and method of performing initial timing synchronization of receivers of modulated signals | |
| KR101069988B1 (en) | Correlation apparatus and method for acquiring synchronization in wireless local area network | |
| MXPA06002397A (en) | Synchronization in a broadcast ofdm system using time division multiplexed pilots. | |
| US7720106B2 (en) | Circuit for synchronizing symbols of OFDM signal | |
| CN101455046A (en) | Phase correction for OFDM and mimo transmissions | |
| US8116397B2 (en) | System and method for symbol boundary detection in orthogonal frequency divison multiplexing based data communication | |
| CN101002396A (en) | Method for estimating time of arrival of signal received in wireless communication system | |
| US8817921B2 (en) | Apparatus and method for detecting packet end point in wireless communication system | |
| CN101291310B (en) | Frame synchronizing device and method in broadband wireless communication system | |
| CN103023853A (en) | Orthogonal frequency division multiplexing received frame synchronizing method for co-training sequence mutual-correlation information | |
| US20070047630A1 (en) | Synchronous control apparatus for initial synchronization when receiving a wireless signal | |
| US10708032B2 (en) | Symbol timing determining device and method | |
| CN101999212A (en) | Delay estimation for a timing advance loop | |
| US9014234B2 (en) | Communication system and communication method | |
| US8548078B1 (en) | Ranging code detection | |
| US8184742B2 (en) | RF receiver having timing offset recovery function and timing offset recovery method using thereof | |
| JP4105659B2 (en) | Receiver and receiver circuit | |
| JP2005151396A (en) | Reception apparatus and reception control method | |
| US9749124B2 (en) | Symbol boundary detection | |
| JP4332526B2 (en) | Wireless communication receiver | |
| JP2010278550A (en) | Ofdm receiver | |
| JP2002290293A (en) | Propagation path fluctuation estimation device and propagation path fluctuation estimation method |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| ASS | Succession or assignment of patent right |
Owner name: OKI SEMICONDUCTOR CO., LTD. Free format text: FORMER OWNER: OKI ELECTRIC INDUSTRY CO., LTD. Effective date: 20131122 |
|
| C41 | Transfer of patent application or patent right or utility model | ||
| TR01 | Transfer of patent right |
Effective date of registration: 20131122 Address after: Tokyo, Japan, Japan Patentee after: Lapis Semiconductor Co., Ltd. Address before: Tokyo port area, Japan Patentee before: Oki Electric Industry Co., Ltd. |
|
| C56 | Change in the name or address of the patentee | ||
| CP02 | Change in the address of a patent holder |
Address after: Yokohama City, Kanagawa Prefecture, Japan Patentee after: Lapis Semiconductor Co., Ltd. Address before: Tokyo, Japan, Japan Patentee before: Lapis Semiconductor Co., Ltd. |
|
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20101103 Termination date: 20170225 |
|
| CF01 | Termination of patent right due to non-payment of annual fee |