CN1433156A - Receiver for block encoding transmission and its receiving method - Google Patents

Receiver for block encoding transmission and its receiving method Download PDF

Info

Publication number
CN1433156A
CN1433156A CN 02101660 CN02101660A CN1433156A CN 1433156 A CN1433156 A CN 1433156A CN 02101660 CN02101660 CN 02101660 CN 02101660 A CN02101660 A CN 02101660A CN 1433156 A CN1433156 A CN 1433156A
Authority
CN
China
Prior art keywords
signal
block
aforementioned
path
path values
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN 02101660
Other languages
Chinese (zh)
Other versions
CN1228921C (en
Inventor
颜光裕
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Realtek Semiconductor Corp
Original Assignee
Realtek Semiconductor Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Realtek Semiconductor Corp filed Critical Realtek Semiconductor Corp
Priority to CN 02101660 priority Critical patent/CN1228921C/en
Publication of CN1433156A publication Critical patent/CN1433156A/en
Application granted granted Critical
Publication of CN1228921C publication Critical patent/CN1228921C/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Landscapes

  • Error Detection And Correction (AREA)

Abstract

The receiver of the present invention used in block code transmission includes a prequalizer to receive block signal and to convert it to be the first signal with mininum phase characteristics, a unit of eliminating block mutual interference to receive the first signal and a feedback signal, utilizing the feedback signal to eliminate block mutual interference of the first signal and to produce the second signal with no block mutual interference; a viterbi decoder to receive the second signal and to utilize viterbi calculating method to produce the third signal; a block decision unit for receiving the third signal and creating block of transmission as well as a feedback equalizer for receiving block and creating feed signal.

Description

The receiver and the method for reseptance thereof that are used for the block coding transmission
Technical field
The present invention relates to the reception technique of block coding transmission (Block Code Transmission), especially utilize preposition eqalizing cricuit that the block signal transition is become the signal of tool minimum phase characteristic and utilize the Viterbi decoder to produce a kind of receiver and method of reseptance thereof that is used for the block coding transmission of correct signal.
Background technology
Become the target of many plans before the IEEE802.11 committee at present for the lasting requirement of high-speed radio communication product, comprised the use of new standard of the 2.4GHz part of frequency spectrum, wherein FCC Part 15.247 used data rate between package surpass 10Mbps second too network speed (Ethernet Speed) exhibition frequently technology (spread spectrum techniques) realize.The IEEE802.11 committee only relates to 1 or the data rate of 2Mbps, frequency of utilization beat (frequencyhopping, FH) or direct sequence (direct sequence, DS) exhibition (spread spectrum, technology SS) frequently.IEEE802.11b has the transmission mode of ordering 11Mbps CCK (Complementary Code Keying).For using the FCC demand of opening up the news (signaling) that take place frequently to adopt intrinsic SS characteristic,, make signal disturb (inadvertence interference) to have more robustness for mistake by receiver technology and reduction average transmission power spectral density.And the receiver technology utilizes spectral redundancy (spectral redundancy) to remove oneself's interference (self-Interference) that multichannel distortion (multipath distortion) is produced.But, then need extra eqalizing cricuit to handle to the modulation of the CCK of 11Mbps.
Fig. 1 shows the general receiver architecture of the CCK demand of aforementioned IEEE802.11b.This receiver 10 receives the block signal (Symbol signal) that reflector (figure does not show) is launched, and (Channel Matched Filter CMF) 11 makes block signal noise than increasing through a passage matched filter with this block signal.Afterwards, this block signal passes through preposition eqalizing cricuit (Feed-ForwardEqualizer again, FFE) 12, block disturbs (Inter-Symbol Interference, ISI) eliminate unit 13, feedback eqalizing cricuit (Feedback Equalizer, FBE) the block interference that caused of eliminations passages such as 15.This receiver signal of utilizing cutter (slicer) 14 to judge to be received why at last.
Though this receiver 10 utilizes passage matched filter 11 to make block signal noise than promoting, and makes that also passage length (Channel path) is elongated.And if the characteristic of former channel response (channelresponse) tool minimum phase (Minimum Phase) behind this passage matched filter 11, can make passage become non-minimum phase (Non-Minimum Phase).So, will make the length of follow-up back coupling eqalizing cricuit 15 to increase, convergence situation variation.Especially under radio channel environment, the signal noise is poor, makes back coupling eqalizing cricuit 15 often converge to wrong value.In the case, no matter long and short package all receives bad.
Summary of the invention
Because the problems referred to above the purpose of this invention is to provide a kind of receiver and method of reseptance thereof that is used for the block coding transmission.
For reaching above-mentioned purpose, receiver of the present invention comprises a preposition eqalizing cricuit, receives first signal that a block signal also becomes this block signal transition tool minimum phase characteristic; One block interferes with each other the elimination unit, receives aforementioned first signal and a feedback signal, and utilizes this feedback signal that the block of this first signal is interfered with each other elimination, and produces and do not have a secondary signal that block interferes with each other; One Viterbi decoder receives aforementioned secondary signal, and utilizes the Viterbi algorithm to produce the block signal that transmits; And one feedback eqalizing cricuit, receives the aforementioned zones block signal and also produce aforementioned feedback signal.
The receiver that is used for the block coding transmission of the present invention also has another kind of technical scheme, and it comprises: a preposition eqalizing cricuit, reception area block signal also become this block signal transition first signal of tool minimum phase characteristic; One block interferes with each other the elimination unit, receives aforementioned first signal and a feedback signal, and utilizes this feedback signal that the block of this first signal is interfered with each other elimination, and produces and do not have a secondary signal that block interferes with each other; One Viterbi decoder receives aforementioned secondary signal, and utilizes the Viterbi algorithm to produce the 3rd signal; One block determining unit receives aforementioned the 3rd signal and produces the block signal that transmits; And one feedback eqalizing cricuit, receives the aforementioned zones block signal and also produce aforementioned feedback signal.
The invention also discloses a kind of method of reseptance that is used for the block coding transmission, comprise the following step: produce minimum phase signal, the block signal that is received is become first signal of tool minimum phase characteristic with preposition eqalizing cricuit; The elimination block interferes with each other, and receives aforementioned first signal and a feedback signal, and utilizes this feedback signal that the block of this first signal is interfered with each other elimination, and produces and do not have a secondary signal that block interferes with each other; Decoding receives aforementioned secondary signal, and utilizes the Viterbi algorithm to produce the block signal that transmits; And the generation feedback signal, receive the aforementioned zones block signal and utilize the back coupling eqalizing cricuit to produce aforementioned feedback signal.
Description of drawings
Fig. 1 shows general receiver architecture;
Fig. 2 is shown as signal with institute's tendency to develop and is divided into plurality of blocks (Block) and transmits, and inserts known symbol unit (Symbol) between each block;
Fig. 3 shows the interference signals that does not have front signal (Precursor);
Fig. 4 is shown as signal with institute's tendency to develop and is divided into plurality of blocks (Block) and transmits, and does not insert known symbol unit between each block;
Fig. 5 shows the framework of receiver of the present invention;
Fig. 6 show the signal [r0~r7] of reception, desired signal [C0~C7] passage interfere with each other [h0~h7], with the relation of noise [n0~n7];
Fig. 7 shows the handling procedure of Viterbi decoder;
Fig. 8 shows that the present invention is used for the method for reseptance of block coding transmission.
Embodiment
Figure 2 shows that signal with institute's tendency to develop is divided into plurality of blocks (Block) and transmits, and reduce interference between block and block signal inserting known symbol unit (Symbol) between each block, and then make follow-up receiving terminal as long as the interference eliminated between each signal in the block is fallen, except the design of simplifying receiver, also can increase the receiving ability of receiver.Yet on the indoor wireless passage, its channel response has the characteristic of minimum phase usually, that is does not have the interference of front signal (Pre-cursor), as shown in Figure 3.Just the signal B of known symbols unit (Signal B) can interference range block signal 1 (Block1), the known symbols signal C of unit (Signal C) can interference range block signal 2 (Block2), the known symbols signal D of unit (Signal C) can interference range block signal 3 (Block3).
Therefore, if receiver can utilize block signal that has detected and the block signal of being received to do the action of plus-minus, previous block signal is interfered with each other (ISI) to the block with the reception area block signal eliminate, then do not need to transmit known symbol unit signal, save frequency range, as shown in Figure 4.
Therefore this idea can be applied to similarly transmit signal as shown in Figure 4 on the modulation tech of similar IEEE802.11b CCK (Complementary Codekeying).We can detect the signal that Block 1 is comprised in advance, its interference eliminated to Block 2 are fallen again, and attentively solve the signal that Block 2 is comprised afterwards again, so then do not need to transmit known signal (Symbol signal), save frequency range.Accord with unit (Symbol) and just each Block on Fig. 4 is considered as one on the modulation of IEEE802.11b CCK, spend phase difference phase shift turn key value (Quadrature Phase Shift Keying and comprise 8 90 in each symbol unit, QPSk) signal, each QPSk signal can be considered a symbol sign indicating number (Chip).Be each block (Block) or be called Fu Yuan (Symbol), comprise 8 symbol sign indicating numbers (Chip).
Fig. 5 shows the framework of receiver of the present invention.Receiver 50 of the present invention comprises a preposition eqalizing cricuit (Feed-Forward Equalizer, FFE) 51, one block interferes with each other and eliminates unit 52, a Viterbi decoder 53, a block determining unit 54 and back coupling eqalizing cricuit (FeedbackEqualizer, FBE) 55.
This receiver 50 utilizes preposition eqalizing cricuit 51 that whole passage is become really to have the minimum phase characteristic, and produces first signal.The parameter setting of preposition eqalizing cricuit 51 has several available.For example, if channel response is [1+1j, 2+2j, 0.5+0.5j], then 2+2j is predominating path (Main-Path) response, and 1+1j is front signal disturbance response (Pre-Cursor), and 0.5+0.5j is a back signal disturbance response (Post-Cursor).Then system can be made as the parameter of preposition eqalizing cricuit 51 [1-1j, 2-2j], and then the channel response behind preposition eqalizing cricuit 51 then can become [2,8,9,2].Afterwards, system is made as the predominating path response with (8), and then [2] are the front signal disturbance response, and [9,2] are back signal disturbance response.So, then front signal can be disturbed ratio with predominating path to increase to original square doubly (becoming 1/4) by 1/2.Therefore, the parameter of preposition eqalizing cricuit 51 is made as the conjugate number of the predominating path of channel response, uses the energy of the preposition interference of effective minimizing.Certainly, we also can utilize in advance the parameter of the understanding of channel characteristic or the mode that sees through the adaptability parameter adjustment being set preposition eqalizing cricuit 51.
Have only the signal that has been received before to disturb through first signal after preposition eqalizing cricuit 51 shapings.If first signal definition be [R0~R7], then first signal [R0~R7] and desired signal (C0~C7), the signal [B0~B7] that has received before, passage interference response [h0~h7], and noise [n0~n7) relation as follows: R0=C0*h0+B7*h1+B6*h2+B5*h3+B4*h4+B3*h5+B2*h6+B1*h7+n0; R1=C1*h0+C0*h1+B7*h2+B6*h3+B5*h4+B4*h5+B3*h6+B2*h7+n1; R2=C2*h0+C1*h1+C0*h2+B7*h3+B6*h4+B5*h5+B4*h6+B3*h7+n2; R7=C7*h0+C6*h1+C5*h2+C4*h3+C3*h4+C2*h5+C1*h6+C0*h7+n7;
This first signal can interfere with each other by block and eliminate unit 52 and further eliminate block and interfere with each other, and the generation secondary signal.This block interferes with each other and eliminates unit 52 mainly is to utilize the block that has received that the interference eliminated that the present signal that receives (first signal) is caused is fallen.Because passage has become minimum phase after via preposition eqalizing cricuit 51 before, therefore can simply utilize addition and subtraction to reach this purpose.Obtaining of these parameters can obtain through channel response behind the preposition eqalizing cricuit 51 of prediction or the mode of handling through Adaptive signal.
By block interfere with each other eliminate unit 52 with first signal [R0~R7] by before after the interference eliminated of the signal [B0~B7] that received, the secondary signal that is produced [r0~r7] just only comprises three parts, that is desired signal [C0~C7], symbol sign indicating number interfere with each other (Inter-ChipInterference, ICI) [h0~h7] and noise (Noise) [n0~n7].Fig. 6 shows secondary signal [r0~r7], desired signal [C0~C7], passage interference response [h0~h7], as follows with the relation of noise [n0~n7]: r0=C0*h0+n0; R1=C1*h0+C0*h1+n1; R2=C2*h0+C1*h1+C0*h2+n2; . .r7=C7*h0+C6*h1+C5*h2+C4*h3+C3*h4+C2*h5+C1*h6+C0*h7+n7;
In order effectively to solve desired signal [C0~C7], system utilizes Viterbi decoder 53 to obtain desired signal [C0~C7].
Viterbi decoder 53 is eliminated the handling procedure that passage interferes with each other ICI, and as shown in Figure 7, (wireless Local Area Network, 802.11B WLAN) is an example with radio area network for this.But the trellis diagram of Viterbi decoder 4 states of 53 handling process apparatus (state) (trellis diagram) is represented.These 4 states be respectively 90 degree phase difference phase shift turn key values (Quadrature Phase Shift Keying, 4 values QPSk) (1+j, 1-j ,-1+j ,-1-j).When beginning to handle, corresponding 4 states of node 1 (node1) promptly have 4 individual paths (Branch) to produce next node.Calculate the individual path value (branch metric) of each individual path this moment, and the individual path of choosing minimum individual path value is as the survival individual path.The account form of individual path value is as the formula (1): metric k = metric k - 1 + | Σ i = 1 k s i ^ · h k - i - r k | - - - - ( 1 )
Wherein, h K-iBe passage interference response, r kBe second period,  I (1≤i≤k-1)Be detecting value,  I (i=k)The value of node for this reason.Calculate all individual path values of each node (this 4 node is represented 4 values of QPSK respectively) with this, and find survival path and its path values of this node.In this embodiment, k is 8.Therefore signal of every income just calculates up-to-date individual path value that finds each node and the individual path of writing down this moment, till whole block is received.The signal of individual path that utilizes minimum individual path value at last is through determining best block after the block determining unit 54.The block of this decision is feedback and is interfered with each other to feedbacking the block that eqalizing cricuit 55 eliminates next block.This mode also can be applicable on block sign indicating number (block code) specification that minimum phase passage (Minimum Phase Channel) transmits except utilizing on the load mode of WLAN 802.11B.
As shown in Figure 5, above-mentioned Viterbi decoder can be divided into three parts: individual path computing unit (Branch Metric, BM) 531, ACS unit (Add-Compare Select, ASC) 532 and survival path unit (Survival Metric, SM) 533.Individual path computing unit 531 dedicated calculation whenever go up a path values that is branched off into next node | Σ i = 1 k s i ^ · h k - i - r k | ACS unit 532 therewith after the last path values addition of branch, selects the path values of a minimum (to find out  to the path values of this node branch each I (1≤i≤k)With metric K), as the survival path values.533 of path unit of survival are noted survival path values and the corresponding path signal of this moment to each node.
If with WLAN 802.11b is example, behind the Viterbi decoder, the signal of we available 8 QPSK, the chance that these signals may still have error code to exist, it is therefore last that we can deliver to the signal of being obtained by the Viterbi decoder block determining unit of next stage, find out and the immediate block of these signals, this block is the optimum value for receiving then.
Utilize this kind mode, we can deduct its interference to next block sign indicating number by the earlier correct block of obtaining previous transmission of the characteristic of Viterbi decoder and block sign indicating number again.At this moment, the signal of being received only has the mutual interference of signal in this block, and afterwards, we can utilize simple Viterbi decoder that this interference eliminated is fallen once more and pass through block determining unit to obtain preferable signal detection.Simultaneously, the required memory of this Viterbi decoder also only has the length of block sign indicating number, IEEE802.11b for example, and each block only has the signal of 8 QPSK.And when receiving next block, whole Viterbi decoder can be said so to restart again and be got final product.
In addition, another embodiment, when the arranged mode of block sign indicating number has set form, that is to say when the interior signal of block just has certain relevance to exist when transmitting, the action of above-mentioned block determining also can be finished by the individual path computing unit 531 of Viterbi decoder, when individual path computing unit 531 calculated whenever go up a path values that is branched off into next node after, utilize the arranged mode of block sign indicating number that set form is arranged, directly determine and give up an irrational last path values that is branched off into next node.Therefore this block that the path unit 533 of surviving is determined is the optimum value of reception.
The relevance of utilizing the signal in the block to exist increases the correctness of Viterbi decoder, just Viterbi Algorithm just utilizes the relevance of block sign indicating number when the decision optimal path, earlier impossible path (branch) disposed, if with WLAN 802.11b is example, the signal of 8 QPSK will be sent out in the transmission end, the form that 48 kinds of permutation and combination ought to be arranged, but the block sign indicating number that is sent out among the 802.11b only uses 28 kinds, it is non-existent that many permutation and combination are arranged, therefore, individual path computing unit 531 among the Viterbi impossible permutation and combination of arriving when calculating is deducted, as the block sign indicating number that in 802.11b, is spread out of, spreading out of (1+1j, 1+1j, 1+1j), only might continue to spread out of (1-1j), other possibilities (1+1j, or-1+1j, 1-1j) do not exist.Therefore we also can utilize this kind mode, to obtain preferable receiving ability.
Illustrate that below with reference to Fig. 8 the present invention is used for the method for reseptance of block coding transmission.This method of reseptance comprises the following step:
Step S800: beginning.
Step S802: produce minimum phase signal, the block signal that is received is become first signal of tool minimum phase characteristic with preposition eqalizing cricuit.
Step S804: eliminate block and interfere with each other, receive first signal and a feedback signal, and utilize this feedback signal that the block of this first signal is interfered with each other elimination, and produce and do not have a secondary signal that block interferes with each other.One implementation method of this step is first signal and feedback signal to be subtracted each other to produce do not have a secondary signal that block interferes with each other.
Step S806: decoding step receives secondary signal, and utilizes the Viterbi algorithm to produce the 3rd signal.
Step S808: the block determining step receives the 3rd signal and produces the block signal that transmits.
Step S810: produce feedback signal, the block signal that receiving step S810 is produced also utilizes the back coupling eqalizing cricuit to produce feedback signal.Wherein, above-mentioned decoding step has comprised the individual path calculation procedure, calculates and whenever goes up a path values that is branched off into next node; Step is relatively selected in addition, and each therewith after the last path values addition of branch, is selected the path values of a minimum to the path values of this node branch; And the survival path step, record the survival path values and the corresponding path signal of each node.
Certainly, in above-mentioned steps S806 decoding step, the relevance that can utilize the signal in the block to exist increases the correctness of Viterbi decoding, and just Viterbi Algorithm just utilizes the relevance of block sign indicating number when the decision optimal path, earlier impossible path (branch) is disposed.So, can omit the block determining step of step S808.
The above embodiment only is explanation technological thought of the present invention and characteristics, its purpose makes the personage who has the knack of this skill can understand content of the present invention and is implementing according to this, when not limiting claim of the present invention with it, promptly the equalization of doing according to disclosed spirit generally changes or modifies, and must be encompassed in the claim scope of the present invention.

Claims (13)

1. one kind is used for the receiver that block coding transmits, and it is characterized in that: comprise:
One preposition eqalizing cricuit receives first signal that a block signal also becomes this block signal transition tool minimum phase characteristic;
One block interferes with each other the elimination unit, receives aforementioned first signal and a feedback signal, and utilizes this feedback signal that the block of this first signal is interfered with each other elimination, and produces and do not have a secondary signal that block interferes with each other;
One Viterbi decoder receives aforementioned secondary signal, and utilizes the Viterbi algorithm to produce the block signal that transmits; And
One back coupling eqalizing cricuit receives the aforementioned zones block signal and also produces aforementioned feedback signal.
2. the receiver that is used for the block coding transmission as claimed in claim 1 is characterized in that: aforementioned block interferes with each other and eliminates the unit is an adder.
3. the receiver that is used for the block coding transmission as claimed in claim 1, it is characterized in that: aforementioned Viterbi decoder comprises:
The individual path computing unit calculates and whenever goes up a path values that is branched off into next node;
ACS unit, to the path values of a node branch therewith after the last path values addition of branch, the path values of selecting a minimum is as the survival path values with each; And
The survival path unit is recorded to the survival path values and the corresponding path signal of each node.
4. the receiver that is used for the block coding transmission as claimed in claim 3, it is characterized in that: the aforementioned branches path-calculating element is directly given up irrational path values according to the relevance of block sign indicating number.
5. one kind is used for the receiver that block coding transmits, and it is characterized in that: comprise:
One preposition eqalizing cricuit, reception area block signal also become this block signal transition first signal of tool minimum phase characteristic;
One block interferes with each other the elimination unit, receives aforementioned first signal and a feedback signal, and utilizes this feedback signal that the block of this first signal is interfered with each other elimination, and produces and do not have a secondary signal that block interferes with each other;
One Viterbi decoder receives aforementioned secondary signal, and utilizes the Viterbi algorithm to produce the 3rd signal;
One block determining unit receives aforementioned the 3rd signal and produces the block signal that transmits;
One back coupling eqalizing cricuit receives the aforementioned zones block signal and also produces aforementioned feedback signal.
6. the receiver that is used for the block coding transmission as claimed in claim 5 is characterized in that: aforementioned block interferes with each other and eliminates the unit is an adder.
7. the receiver that is used for the block coding transmission as claimed in claim 5, it is characterized in that: aforementioned Viterbi decoder comprises:
The individual path computing unit calculates and whenever goes up a path values that is branched off into next node;
ACS unit therewith after the last path values addition of branch, is selected the path values of a minimum to the path values of a node branch with each; And
The survival path unit records the survival path values and the corresponding path signal of each node.
8. the receiver that is used for the block coding transmission as claimed in claim 7, it is characterized in that: the aforementioned branches path-calculating element is directly given up irrational path values according to the relevance of block sign indicating number.
9. one kind is used for the method for reseptance that block coding transmits, and it is characterized in that: comprise the following step:
Produce minimum phase signal, the block signal that is received is become first signal of tool minimum phase characteristic with preposition eqalizing cricuit;
The elimination block interferes with each other, and receives aforementioned first signal and a feedback signal, and utilizes this feedback signal that the block of this first signal is interfered with each other elimination, and produces and do not have a secondary signal that block interferes with each other;
Decoding receives aforementioned secondary signal, and utilizes the Viterbi algorithm to produce the block signal that transmits; And
Produce feedback signal, receive the aforementioned zones block signal and utilize the back coupling eqalizing cricuit to produce aforementioned feedback signal.
10. the method for reseptance that is used for the block coding transmission as claimed in claim 9 is characterized in that: also comprise the block determining step after aforementioned decoding step, receive the output signal of aforementioned decoding step, and produce the block signal of aforementioned transmission.
11. as claim 9 or the 10 described method of reseptances that are used for the block coding transmission, it is characterized in that: aforementioned elimination block interferes with each other step aforementioned first signal and aforementioned feedback signal is subtracted each other.
12. as claim 9 or the 10 described method of reseptances that are used for the block coding transmission, it is characterized in that: aforementioned decoding step comprises:
The individual path calculation procedure is calculated and is whenever gone up a path values that is branched off into next node;
Step is relatively selected in addition, and to the path values of a node branch therewith after the last path values addition of branch, the path values of selecting a minimum is as the survival path values with each; And
The survival path step records the survival path values and the corresponding path signal of each node.
13. the method for reseptance that is used for the block coding transmission as claimed in claim 12, it is characterized in that: aforementioned branches path computing step also comprises gives up unreasonable path values step, according to the relevance of block sign indicating number, directly gives up irrational path values.
CN 02101660 2002-01-15 2002-01-15 Receiver for block encoding transmission and its receiving method Expired - Lifetime CN1228921C (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN 02101660 CN1228921C (en) 2002-01-15 2002-01-15 Receiver for block encoding transmission and its receiving method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN 02101660 CN1228921C (en) 2002-01-15 2002-01-15 Receiver for block encoding transmission and its receiving method

Publications (2)

Publication Number Publication Date
CN1433156A true CN1433156A (en) 2003-07-30
CN1228921C CN1228921C (en) 2005-11-23

Family

ID=27627348

Family Applications (1)

Application Number Title Priority Date Filing Date
CN 02101660 Expired - Lifetime CN1228921C (en) 2002-01-15 2002-01-15 Receiver for block encoding transmission and its receiving method

Country Status (1)

Country Link
CN (1) CN1228921C (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN100442689C (en) * 2004-04-14 2008-12-10 瑞昱半导体股份有限公司 Parallel decision-feedback decoder and method for joint equalizing and decoding of incoming data stream

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN100442689C (en) * 2004-04-14 2008-12-10 瑞昱半导体股份有限公司 Parallel decision-feedback decoder and method for joint equalizing and decoding of incoming data stream

Also Published As

Publication number Publication date
CN1228921C (en) 2005-11-23

Similar Documents

Publication Publication Date Title
US7746925B1 (en) Decoding method and apparatus
US9544089B2 (en) Techniques to perform forward error correction for an electrical backplane
AU728540B2 (en) Method and apparatus for digital symbol detection using transmission medium response estimates
EP1699195B1 (en) Channel estimation method operable to cancel a dominant disturber signal from a received signal
JP3636366B2 (en) Channel prediction method and apparatus
US7606293B2 (en) Bidirectional turbo ISI canceller-based DSSS receiver for high-speed wireless LAN
KR20010040341A (en) Wireless Local Area Network Spread Spectrum Transceiver With Multipath Mitigation
US20030123585A1 (en) Receiver with DFE and viterbi algorithm for block code transmission
JPS6047530A (en) Selective fading protection system
TWI493888B (en) Extension of ethernet phy to channels with bridged tap wires
JP3336836B2 (en) Synchronization determination circuit, demodulator and communication system
CN100466644C (en) Method and system for frequency offset estimation in digital carrier-modulated communication systems
US6782046B1 (en) Decision-directed adaptation for coded modulation
CN1228921C (en) Receiver for block encoding transmission and its receiving method
US7206365B2 (en) Decision sequence generating method and associated receiver with a decision feedback equalizer
CN1156188C (en) Bump interconnected decoding equalizer
US20030123586A1 (en) Receiver for block code in near-minimum phase channel
KR100363382B1 (en) Apparatus for compensating multipath fading channels in wireless personal area network
Mak et al. Detection of trellis-coded modulation on time-dispersive channels
CN1433157A (en) Receiver for block encoding transmission and its receiving method
Sun et al. Progressive image transmission over differentially space‐time coded OFDM systems
Raghavan et al. Imrpoving QPSK Transmission in Band-Limited Channels with Interchannel Interference Through Equalization
Nelson et al. Detection of SOQPSK in a space-time coded system with arrival time differences
Aug et al. Approximation methods
Elgenedy et al. Iterative Bi-directional Kalman-DFE equalizer for the high data rate HF waveforms in the HF channel

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
CX01 Expiry of patent term

Granted publication date: 20051123

CX01 Expiry of patent term